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CHAPTER 1 
INTRODUCTION 
System Overview 
With the advent of low cost computer equipment, in particular the 
minicomputer, there has been a significant growth in the design and devel­
opment of Real-time On-line Data Acquisition and Display (RTDAD) facili­
ties. Generally, these facilities are computer-based digital systems with 
specially designed front-end data handling preprocessors and a standard 
complement of computer peripherals(49-51,55,5'/). 
Since the terms real-time and on-line have ambiguious connotations, 
let us define them for the RTDAD context as follows(66): 
1. An on-line system accepts input directly from the input environ­
ment in which it is created. Additionally, the outputs or results 
of computation are directed to the user environment where they are 
required. 
2. A real-time system monitors an input environment by receiving 
data, processing it, and providing results to a user environment 
within a predefined maximum time limit. If the timing constraints 
are not met, a significant degradation (if not complete collapse) 
in system integrity is realized. 
In RTDAD systems, the timing bounds vary with the type of data being 
received. The range of variation, typically, is from a few milliseconds 
to a few minutes. The time critical nature of the RTDAD problem is the 
central, recurring theme dictating much of the system design philosophy. 
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The fundamental tenet is that the entire processing package (hardware and 
software) is effecting its environment in a real-time on-line manner and 
must observe rigid-timing requirement even under well-defined worst case 
conditions. 
In general, RTDAD systems maintain a passive interaction with the 
input environment. That is, the system monitors the activities/events in 
the input environment with only a minimal amount of control feedback. 
An overview of a typical RTDAD facility is shown in Figure 1.1. The 
input environment contains one or more input transducers which, in some 
manner, measure an event in the external environment and generate a 
message corresponding to that event. The resultant messages are filtered 
by the preprocessing hardware. The preprocessors collect, compress, and 
format the messages into manageable packets of information. 
The user environmentreceives the results of RTDAD processing and 
provides a number of functions including visual monitoring of the processed 
data and some form of long term data logging (paper, magnetic tape, disc 
cartridge, etc.). In many systems, there is some form of manual input 
device that allows operating personnel to enter requests to the system. 
These requests provide for changes to processing subsystem parameters, 
interrogation of the system state, and display recall of portions of the 
system data base. 
The RTDAD processing environment is clearly a data driven facility. 
The system responds to input data packets and user command packets as they 
are created. Furthermore, the general content of all input packets is 
precisely specified as part of the problem statement. The variation in 
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Figure 1.1. RTDAD system overview. 
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the RTDAD system state is, therefore, a function only of the current state 
of the system and the content of the input packets. 
Since the input data format is known a priori, the functions or 
processes that operate on the incoming data are also known. Thus, the 
RTDAD facility can be viewed as a closed system of tasks. That is, all 
the required processes forming the operational structure of the system are 
completely defined. The system structure is, therefore, static in the 
sense that no processes with unknown resource demands are created (or 
destroyed) during operation of the facility. 
Packets from the input transducers can be categorized according to 
the various types of events that are measured. For each packet type, a 
number of cooperating processes are required to move, reduce, distribute, 
catalog, and/or display the necessary results. Packets of different types 
are generally handled by disjoint processes which do not interact except 
for access to a common data base, data base storage device, or display 
Conventional Implementation 
An hardware implementation of an existing RTDAD facility that is 
typical of RTDAD systems is shown in Figure 1.2. The material in this 
section presents a short synopsis of the general composition of that 
configuration. 
The preprocessing front-end provides for: 
1. serial to parallel conversion, 
2. error detection/correction. 
IT, 
IT, 
IT, 
PP 
Input Preprocessors 
Transducers y 
Video Trmn 
T [ 
DSP 
KYBD KYBD 
V. 
-y 
display services 
and manual input 
I 
i M 
! u 
I X 
Multiplexor 
Main Memory 
n r-
: k-J 8k << > 
B 
U 
S 
8k — B 
U 
8k 
I I 
8k 
CPU 
Î 
LPR 
rnp 
I/O 
B 
U 
S 
j MAG 
—»j TAPE M 1 
; MTU^ ] MTU^ [MTU^ i'MTU^ 
Y 
Data log 
FIXED i 
HEAD DISC 
_jr 
MOVING 
HEAD DISC 
Short term data base 
Figure 1.2. A conventional RTDAD system configuration. 
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3. timing and input data synchronization, and 
4. data compression and routing. 
The output from the preprocessor is fed directly to the computer main 
memory via a multiple channel direct memory access (DMA) multiplexor (MUX). 
The DMA capability provides a data transfer path directly into memory 
buffers without the use of additional processors other than the DMA. The 
DMA, therefore, appears as a memory user in much the same manner as the 
central processing unit (CPU). The multiplexor automatically buffers 
each data channel with priority interrupts generated at the completion of 
each block transfer. 
Data is subsequently processed and filed in the common data base 
supported by the combination of the fixed head and moving head discs. 
Eventually, the data files are displayed and/or logged on the appropriate 
output devices. 
The keyboards associated with the display devices provide for operator 
input of command and control information. Operator requests are used to 
control the overall operational state of the facility. 
The operating system or real-time monitor is a typical general 
purpose software package similar to a number of systems now available 
from various computer vendors^. The operating system supports the virtual 
^Example of vendor supplied operating systems include; 
a. Digital Equipment Corporation (PDP-11) RSX-llA, 
b. Interdata (70,80) RTOS, 
c. Data General (Nova) RTOR. RDOS. 
d. Hewlett-Packard (2100) RTE, and 
e. Varian Data Machines (V73) VORTEX. 
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real-time machine functions needed to provide: 
1. priority task dispatching, 
2. time dependent task scheduling, 
3. input/output services, and 
4. dynamic memory management. 
The processing environment is interrupt driven through the common 
CPU interrupt handling logic. That is, CPU processing activations (or 
reactivations) are dependent upon: 
1. multiplexor block completion interrupts, 
2. operator input requests, 
3. real-time clock "ticks", and 
4. I/o completion interrupts. 
Conventional Design Sequence 
A very interesting insight into the nature of RTDAD facilities can 
be gleaned from an examination of the generalized system design sequence. 
The design steps shown in Figure 1.3 are typified by the following 
scenario. 
First, the problem statement is explicitly described; the input and 
user environment are precisely and accurately detailed. Next, armed 
with a lunctiorial overview of the processing requirements, the senior 
project personnel evaluate available general purpose real-time computer 
systems (hardware plus operating system software). 
Based on their evaluation, one vendor is selected to supply the 
basic computer equipment which forms the core of the RTDAD processing 
8 
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system. Finally, the problem is consigned to the software group who is 
responsible for the modification of the vendor supplied operating system 
and development of applications software routines needed to complete the 
task. 
The final step places the bulk of the design effort squarely in the 
hands of the software group. It is their task to make the configuration 
play as stipulated in the problem statement. Having been given a general 
purpose hardware base or bare machine, their responsibility is to provide 
a virtual machine that supports the functional requirements of the ex­
ternal environments. 
The end result, therefore, is that instead of letting the problem 
form the computer solution, the computer solution generally deforms the 
problem. To substantiate this claim, the following critique of con­
ventional implementations lists a number of system weaknesses resulting 
from the aforementioned design sequence. 
1. concurrency = The RTDAD problem statement embodies potential 
parallelism in the number of disjoint processes which define system 
functions. This concurrency is not exploited by conventional 
architectures except for an overlap in some I/O operations (e.g. DMA) 
and CPU operations. The illusion of concurrency is created by the 
multiprogramming aspects of the real-time operating system which 
interleaves the execution of tasks. 
2. scarce resources - The implementation shown in Figure 1.2 is a 
common general configuration for current RTDAD facilities. The 
uniprocessor structure, by definition, treats the central processing 
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unit as the primary scarce resource. The singular CPU is involved 
in every facet of system operation including task dispatching, memory 
allocation, I/O resource allocation, and application task execution. 
The CPU, as shown in Figure 1.2, is the central focal point for all 
operations in the entire system. The result is a complex interacting 
set of software modules required to create the virtual machine struc­
ture necessary for interfacing to the external environments. 
3. protection - Noncorruption of the RTDAD system is dependent upon 
the "well-behaved" nature of both application tasks and system tasks. 
In some RTDAD implementations there is no protection provided between 
software modules. However, even under "lock and key" protection 
schemes, the additional protection is achieved by the inclusion of 
add-on hardware that is not an integral part of the problem solution. 
4. operational discontinuities - The interrupt system is the prime 
mover in the RTDAD facility. All interrupts, regardless of origin 
and priority^ are funnelled through the CPU hardware and associated 
software response modules. Each "tick" of the system clock, I/O 
device completion, etc. introduces a discontinuity in the processing 
environment of the entire system. A significant percentage of these 
interrupts is lost as processing overhead with the task dispatcher 
returning to the job which was interrupted. 
5. functional overhead - The virtual machine functions of task dis­
patching (job control), I/O control, dynamic memory allocation, etc. 
do not contribute directly to system throughput, i.e., these routines 
are pure overhead. However, they do take a significant portion of the 
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processing capability of the uniprocessor. 
6. side effects - Because functions executed by the CPU exhibit 
complex temporal and spatial interactions, changes in most modules 
can have numerous subtle side effects that are anything but immediate­
ly obvious. As an example, consider the case of one RTDAD installa­
tion in which the main memory space was dichotomized into a resident 
program area and a nonresident program area. A change in the problem 
statement required the addition of a number of resident program 
modules. As a result of the additional resident routines, the amount 
of nonresident memory space decreased. These subsequent reductions 
manifested themselves in the form of reduced response time for a 
number of nonresident tasks including display functions and operator 
communication tasks. The tradeoffs between resident memory size and 
nonresident task execution speed is complex and extremely difficult 
to quantify. 
7. extendability - A major concern in the uniprocessor implementation 
is the ability to adapt to changing requirements. The typical system 
specification is in a constant state of change from the time the first 
internal specification is released. With the amount and complex 
nature of interactions among software modules, the actual processing 
capability (both potential and consumed) is difficult to measure. In 
particular, there arc no current methods which provide for measurement 
of system, usage or unused capacity. If the processing requirements 
exceed the capacity of the uniprocessor design, catastrophic 
results are attained. A change in configuration 
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(e.g., adding processors, memory, etc.) generally requires a significant 
system reorganization (if not a complete loss of the original system). 
In summary, the conventional design process contorts the problem state­
ment and computer based solution until they map into the same design space. 
The design process never questions the amenability of the conventional 
general purpose architecture to the original problem definition. 
Trends of Change 
Conventional systems work. We are not arguing that they produce 
illogical or incorrect solutions. We do contend, however, that there are 
significant changes afoot which can provide more cost-effective alterna­
tives (both short-term and long-term). In particular, three important 
trends that will have substantial impact on RTDAD installation are: 
1. decreasing hardware cost in the area of LSI and micro­
processors, 
2. the exorbitant cost (both short-term and long-term) cf typical 
software solutions, and 
3. the introduction of structured design techniques. 
Hardware impact 
The current literature abounds with articles emphasizing the 
plummeting costs of hardware and the dramatically increasing functional 
capability available in small, reliable integrated circuit components 
(?, 14, 25, 54). For example, Hodges (25) predicts the existence of a 
complete minicomputer system chip, including a 16-bit CPU, 32 kbits 
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of read-only and/or read/write memory, and simple input/output (I/O) 
interfaces by the early 1980s. Even more dramatic is his estimate of 
manufacturing costs of the chips at ten dollars or less. 
Semiconductor main memory costs have declined rapidly over the past 
decade, primarily because of the increasing density of LSI memory chips. 
Further large increases in memory density are expected with 64 kbit 
chips feasible before 1980. 
The primary motivation for increasing LSI circuit complexity continues 
to be lower cost per function and improved reliability. Chip-count con­
tinues to be the best first-order measure for electronic hardware cost 
and reliability. Any LSI circuit which can be manufactured in volume 
will cost less than ten dollars at the factory. Mean time between fail­
ures of about ten million hours per packaged chip is easily obtained by 
simple means (25). 
The point is that there is an availability of large quantities of 
inexpensive, reliable off-the-shelf components or primitive modules 
(functional units, central processors, I/O interfaces, and memory elements) 
that can be used in solving the functional requirements of any RTDAD 
problem statement^. 
Software incurred costs 
An interesting fact which has bccomc painfully apparent in the last 
few years is that software costs are dominating computing and future 
^We will continue to restrict our attention to components which are 
now available or will be available in the near future. This implies 
a more conventional sequential execution of functions defining the problem 
solutions. The impact of this assumption will become apparent shortly. 
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prospects are for much of the same (34). Based on a Rand Corporation 
study for the United States Air Force, Boehm (2) alleges that software 
will be the major source of difficult problems and operational performance 
penalties. 
Two particularly salient points made in the study are; 
1. In 1970, the software-hardware cost ratio realized by the Air 
Force was 65/35. If the current trends in computing prevail, the 
cost ratio will swell to 90/10 by 1985 (see Figure 1.4a). 
2, Hardware constraints affect software costs in an exponential 
manner as complete utilization of processing speed and memory 
capacity is achieved. The variation (software cost versus hard­
ware utilization is shown in Figure 1,4b). Boehm emphasizes 
that in the conventional approach one should buy more hardware 
capacity by 50% to 100% than what is needed. In particular, it is 
far easier to err by procuring a computer that is too small 
than one that is too large. 
Structured programming 
There is vast amount of literature available describing the nature of 
structured programming (8, 9, 15-18, 30, 31, 35, 38, 45-47, 63). Although 
not all people concur on the absolute definition of structured design, 
there is overwhelmtng agreement thai; such an approach yields significant 
coherency to the design and maintenance of the resultant systems. More 
specifically, the trend in software development is placing efficiency 
considerations subordinate to clear logical structuring (34). 
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We will not propose another definition of structured design; nor will 
we attempt to distill one definition from the available literature. In­
stead, let us suggest, in agreement with Patil (47), that the results of 
structured design, independent of the approach, should embody three 
general characteristics. 
1. Composition - The system should be composed of well-defined 
parts which play well-defined (and preferably intuitively appeal­
ing) roles in the operation of the system. The parts may be 
arranged in many levels of hierarchy; at each level, parts may 
be interconnected with well-defined links to form a network of 
parts, and a (composite) part at one level may be further expand­
ed (defined) at lower levels of hierarchy. 
2. Communication - The logical interaction among parts takes place 
only through the defined links and follows a communication 
discipline (a communication mechanism) set forth for the system; 
for the explicit interaction set forth in the description of the 
system. 
3. Comprehension - The complexity of the system at each level of 
description should be within the limits of comprehension of the 
agent trying to understand the operation of the system or verify 
its correctness. 
The Impact of Changing Computer Trends 
The high cost of software and plummeting hardware costs suggest that 
the conventional approach to system design be reevaluated. The hardware-
17 
first approach which incorporates a final complex software development 
phase is no longer producing the viable cost-effective RTDAD solutions 
that were once possible. 
With an increasing number of hardware building blocks becoming avail­
able, a new insight into the design process needs to be established. 
Additionally, the nature of the resulting system architectures needs to 
be examined. The typical dichotomy of a hardware base and a super­
structure of software modules may no longer be the correct representation 
of the end product that results from an application of the new design 
approach. 
Furthermore, we contend that the concepts inherent in structured 
programming should be extended to encompass all facets of system design. 
No longer is pure efficiency the primal consideration. Additional fea­
tures such as simplicity, maintainability, and reliability must be taken 
into account at all stages of the design process. 
System Models 
There are a number of articles concerning computer architectures in 
the current literature suggesting systems that take advantage of the 
decreasing costs in hardware (10, 20, 27, 62, 64). The proposals typical­
ly amount to organizations of hardware modules in some rather complex 
structure based on the premise that if one processing element is good, 
then a conglomeration of similar processing elements must be signifi­
cantly better. However, these architectures still fall under the hard­
ware-first design category. The C.mmp (64) is a notable example of this 
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fonr. of thinking. The complexities inherent in the development of the 
associated software system (65) still remain a formidable task. 
All this leads us to believe that we need some form of system model 
or models that allow us to take advantage of all the current trends in 
computing. A number of models have been suggested for portraying system 
behavior. Representatives among these are: 
1. the architectural design language (ADL) of Chu (9), 
2. computer-aided design models such as LOGOS (53) or Evaluation 
nets (40-44), and 
3. models of parallel computation (1, 36, 37) including models 
suggested by Martin and Estrin (32, 33), Karp and Miller (28), 
and Dennis (11, 12, 48). 
Essentially, Chu, in his ADL, advocates a developmental language that 
allows for the deferment of implementation binding (hardware, firmware, 
or software) by providing an abstract language for the definition of 
systen functions. However, he dees net provide a model of systerfi 
behavior in terms of overall system structure. As is true of all the 
models, ADL is not capable of depicting the impact of resources (hardware 
and software) on the resultant system structure; nor are any of the models 
(excluding Evaluation nets) capable of directly representing time as an 
integral part of their representation. 
Additionally, the computer aided design models require extensive and 
detailed computer simulation runs. We are interested in developing an 
analytical method of deriving system performance that admits to direct 
numerical determination of system performance bounds without recourse 
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to time consuming and expensive computer runs. This is particularly 
true since the early design stages require a great deal of cut-and-try 
effort that depends upon a model that is easily modifiable and readily 
produces numerical results. 
Since we have restricted the primitive modules to sequential components, 
the study of micro-parallelism achievable by models of parallel computa­
tion are not directly applicable. We are essentially interested in the 
exploitation of macro-parallelism that is achieved by functionally allocat­
ing physical resources to the problem solution. 
However, an adaptation of one of the models of parallel computation, 
the Petri net, is extremely appealing. The concept of the Petri nets, 
described by Holt and Commoner (26), has been extended by Ramchandi (52) 
to the Timed Petri net. Timed Petri nets are particularly attractive as 
they: 
1, directly depict concurrency (macro-parallelism), 
2» indlCâtê tu6 lmp5Cc Of the U5c Of uâïuWâiù àiiu SûfLwài'ë lêSOuirCêS 
by an analytical determination of system performance , 
3. explicitly include timing constraints, and 
4. admit to structured design techniques (they are particularly 
well suited to a multilevel hierarchical description of system 
structure). 
Statement of Work 
In summary, the purpose of this dissertation is twofold: 
1. Propose an alternate RTDAD system architecture which results 
from the coherent, integrated application of all available 
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technologies (hardware, firmware and software). This arch­
itecture will be referred to as a multicentered structure (MCS) 
architecture. 
2. Suggest two possible graph-theoretic tools which can be used in 
the development of MCS systems. 
The resultant design sequence which is a product of the proposed 
alternate approach is shown in Figure 1.5. The design process emphasizes 
two phases of development. First, the System State Model supports an 
implementation-independent, functional specification of the problem to be 
solved. Finally, based on that functional definition, an implementation 
involving hardware and software resources is derived. 
The subsequent chapters in this presentation serve as an expansion 
of the process depicted by Figure 1.5. Chapter 2 describes the general 
nature of the MCS structures. Chapter 3 deals with the System State 
Model and Chapter 4 discusses Timed Petri nets. Chapter 5 brings all the 
material together with a discussion of the applicability of the proposed 
models to the RTDAD problem. Additionally, Chapter 5 includes several 
examples indicating the power of this approach. 
21 
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CHAPTER 2 
MULTICENTERED STRUCTURES 
Introduction 
The solution to a given RTDAD problem is a logical engine or machine 
M whose functional characteristics precisely match those of the problem 
statement. In particular, the problem statement consists of a 
specification of: 
1. the information input by the external environments, 
2. the operations to be performed on that data, and 
3. the resultant output formats to be generated. 
The input information received by M from the external environment 
can be perceived as a set of data and control packets. M decodes the 
input packets and performs sequences of operations as a function of the 
content of those packets and the current state of the system. 
Each input packet, therefore, represents an instruction for machine M. 
The set of instructions which are input to M constitute the language L of 
that machine. The design process amounts to the construction of a machine 
M whose language is L. 
If a given hardware configuration embodies all those characteristics 
defined by L, then that hardware machine is one possible solution. In 
practice, however, such a solution rarely exists^ Instead, the design 
^In general, pure hardware solutions are also impractical due to the 
rigidity of their design. That is, they lack adaptability, extendability 
and maintainability which are desired system properties. 
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process involves a sequence of decisions or steps which transform the 
language L of machine M Into a primitive language L' of machine M* where 
M' can be realized by a set of primitive hardware modules. 
The following material in Chapter 2 presents a rudimentary definition 
of languages and the machines they represent. Additionally, an abstract 
framework is suggested for the global description of system character­
istics. Of particular interest in this description is: 
1. the decomposition of the total solution into a hierarchical 
structure of machine-language levels, and 
2. the repeated application of available technologies (hardware, 
firmware, and software) to the problem solution at all levels 
of the decomposition. 
Language 
In a very broad sense, a language is a vehicle for the expression 
or communication of meaningful thoughts or ideas between two or more 
entities^. Thus a language may be viewed as the logical medium by which 
a flow of information is conveyed between a source and a destination. A 
general language model is shown in Figure 2.1. 
The existence of a language between a source and a destination is a 
mandatory requirement if the transmission of information between the two 
is to be successful. Additionally, the language must be precisely 
defined and mutually understood. An ambigiuty in the semantics of elements 
Meaningful in the sense that the communication results in the trans­
mission of a quantity of information. Whether the information so realized 
is meaningful at the receiver is a different problem. 
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in the language will result in the erroneous interpretation of the informa­
tion received. 
In the context of computer systems, a language, L^, may be defined as 
a finite set of instructions, Ins^, which can be interpreted (i.e., 
recognized and executed) by a given logic engine or machine. That is, 
Lj = (Ins^, InSg, ..., Ins^) 
The language consists of two types of instructions; 
1. imperative - Instruction Ins^ is imperative if it invokes an 
action or causes the execution of an activity (e.g., the addition 
of an element to a LIFO stack represented by the instruction 
PUSH (Element, Stack-name).). 
2. declarative - Instruction Ins^ is declarative if it makes an 
assertion which can be used by an imperative instruction sequence 
(e.g., the structure of a data object is defined by a declarative 
instruction). 
The language model for digital machines is given in Figure 2.2, In 
contrast to the general language model, the roles of the source and 
destination are fixed in the digital model. That is, the same logical 
entity does not alternate between being a source and a destination. Thus, 
the communication rules established between the source and the destination 
are unilaî-arally defined by the destination. 
As an example, consider the case where the source is a user and 
the destination is a machine capable of directly executing Fortran 
programs written by the user (i.e. the machine is a Fortran machine). 
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r' 
souirc6 • • ' ^  d0stma txon^ 
1 ^ 
Language channel ~ ~ ~ ~ 
destination^ rt- source^ 
Figure 2.1. General language model. 
source \—^ — ->j destination 
' Language Channel j 
L 
Figure 2.2. Digital system language model. 
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The communication channel between the user and the destination is clearly 
the Fortran language as defined unilaterally by the Fortran machine. 
Implementation Sets 
There is an important relation between a language and a machine. 
Each machine, M^, communicates with its external environment via its 
communication channel or language L^. Conversely, defines the inter­
face rules by which the external environment communicates with 
The machine can be defined to be a pair 
M. = a., Hp 
where 
is the language of the machine and 
is a particular realization or implementation of which 
supports L^. 
There is nothing unique about the pair That is, could also 
be represented by a different implementation Hj, i.e., 
\ = (L., Hp 
Therefore, there exists a one-to-many mapping between the language 
and the machine which executes that language. 
For example, there are numerous machines which can execute programs 
written in ALGOLThus the terminology an "ALGOL-machine" represents 
^Assuming that all such machines are true to the definition of ALGOL 
in its totality - an assumption which does not generally hold. 
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a class or implementation set of such machines. Given a machine in the 
implementation set and a program written in ALGOL, one could not perceive 
a difference in machines without specific reference to performance measures 
(time of execution, etc.). 
Thus, a machine uniquely defines a language. But, given a language, 
there is a class of implementations (implementation set) which can be 
used to realize the associated machine. The following section discusses 
machines and the language they represent without explicit reference to 
any implementation. In fact, it is the deferment of the binding of a 
language to an implementation which is emphasized throughout the sub­
sequent material. 
Virtual Machines 
A language has been specified as the communication link between a 
source and a destination. Furthermore, the utility of such a language 
was predicated on the mutually understood properties of the language by 
the source and the destination. In many cases, however, a given source S 
and destination D have a language interface specification in which the 
requirements of S and the language defined by D are not compatible. To 
bridge that gap, one or more intermediate machines are required. 
The concept of a multiplicity of machines is best demonstrated by 
an example. Suppose in the model of Figure 2,2, the destination is a 
conventional, commercially available computer N^. Additionally, suppose 
that the source is a user whose application requires the numerical 
addition of two integer arrays (refer to Figure 2.3). 
28 
Source -V- Destination 
User 
User requirements 
input integer array 
add integer array 
output integer array 
Destination Language = (Ins^, InSg, ..., Ins^) 
Operation Instrue- j 
tioji f 
Ins. 
J-ns, 
Ins, 
Format 
101 A M 
I 102" I A [ " 
103 A M 
load the register named A with the 
contents of memory location M 
add the contents of memory location 
M to the register named A 
i store the register named A into memory 
j location M 
Figure 2.3. Simple array problem. 
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In the model of Figure 2.3, there is a compatibility gap between the 
user language requirement and the machine supported language L^. To 
compensate for this difference, an intermediate language or languages 
must be developed which will provide the appropriate language interface(s). 
In particular, consider the revision to this model shown in Figure 2.4. 
The language includes instructions which support the integer array 
functions input, output, and add. The model depicts a sequence of two 
machines (M^ and M^) which provide a solution for the original problem 
defined by the user environment. 
Machine may be generated in one of two different but equivalent 
manners. First, can be defined by a process known as translation. 
Under translation, the user specifies his requirements in terms of the 
instructions of a third language (e.g. PLl, ALGOL, BCPL, etc.). These 
instructions are converted by a translator into an equivalent sequence of 
Instructions from language L^. That is, each instruction of L^ in the 
user-created program is expanded into an equivalent set of instructions 
from L^. Finally, the translated program is executed directly on machine 
The resultant functions, which are procedures consisting of instruc­
tions from L^, define the language interface for machine Mg. 
Note that and L^ could be identical. In general, however, they 
will be significantly different. Furthermore, the same programming 
language could be used to generate a sequence of machines which define 
n-1 language interfaces (L^, L^, ..., L^). 
Alternatively, the second process for the definition of the 
intermediate language is known as interpretation. In interpretation, 
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is constructed from procedures written directly in language These 
procedures decode and execute (i.e., interpret) the instruction strings 
or source requests written in L^. 
Regardless of the process employed, translation or interpretation, 
two consistent features of the resultant machines are: 
1. both machines consist of functions which are defined in terms 
of language L^, and 
2. at execution time both machines support the same language L^. 
In order to avoid the need for distinction between translation and 
interpretation, let machine be defined as a virtual machine VM^ (59), 
VMg = Mg = (Lg, Hg). 
One may perceive of the virtual machine VM2 as a machine that embodies the 
essence of a real machine (the ability to interpret instructions of a 
language),but whose functions are based upon a more primitive execution 
entity, the real machine, RM. In contrast, the real machine RM can 
directly execute the instructions of the language which it defines. 
A final picture of the simple array example is given in Figure 2.5. 
Machine Levels 
As shown in the preceding example, a given system realization may 
consist of A multiplicity of machines. Each machine defines a machine-
language level or level of abstraction. The model of Figure 2.5 has two 
levels, namely and M^. 
The merit of the use of levels of abstraction have been emphasized 
by Dijkstra (17), Liskov (29,31) and Parnas (45,46). Conceptually, the 
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User r 
^ j 
—I 
M. 
Lg = (Ins^, Insg, Ins^) = (L^, H^) 
Instruction 
Ins^ 
InSg 
Ins. 
Format 
input-array(A) 
add-array(A. B, C) 
output-array(A) 
Operation 
Input the elements of array A. 
Place the result of the element 
by element sum of array A and 
array B into array C, 
Output the elements of array A. 
Figure 2.4. Multiple machines for simple array example. 
User VM, RM, 
VM, = M, = (L,, H,) RM 1 = *1 = (^1' Hi) 
Figure 2.5. Virtual machine for simple array example. 
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levels of abstraction deal with the removal or suppression of irrelevant 
details as succeeding (higher) levels of system description are developed. 
By isolating the various functions on a level basis and establishing 
clean and well defined channels of communication (languages) between 
levels, the complexity of design and debugging is considerably reduced. 
The result is a hierarchical abstract machine decomposition which provides 
a systematic and manageable procedure for the design of computer sys­
tems (56) . 
For example, in Figure 2.5, machine supports the operation on 
integer arrays. For all practical purposes, the sequence of instructions 
in language required to implement is irrelevant to the user. His 
major concern is that the language L2 provides those instructions which 
are required to meet his problem specification. 
A multilevel structure will be represented diagramatically by a 
graphical tool referred to as a Block Level Diagram (BLD). This notation, 
which has been casually used in the preceding example, consists of a 
sequence of machine-blocks interconnected by directed arrows. The blocks 
represent either virtual machines (VM^) or real machines (RM^). The 
directed arrows are used to depict the language interfaces defined by the 
machine-blocks upon which the arrow-heads are incident. 
An example of a BLD is shown in Figure 2.6a. Figure 2.6b gives the 
equivalent collapsed description of the machine represented by all the 
levels contained in Figure 2.6a. The BLD depicts a functional dependency 
of one machine level upon the preceding levels. This dependency defines 
an hierarchical access structure which describes an accessibility 
relation (the "uses" relation of Parnas (45)). 
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Level Machine-levels 
i 
VM„ 
VM, 
> 
h 1 
VM^ 
> : 
"^0 
a. Typical block level diagram (BLD). 
M 
"a " 
b. Collapsed machine reoresentatlon. 
Figure 2.6. The block level diagram (BLD), 
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In terms of the relation, a given level may be classified as depend­
ent or independent. An independent level represents an execution entity, 
i.e., a real machine RM. The machine provided by such a level can direct­
ly execute the instructions defining its language without further recourse 
to supporting levels of the machine structure. 
In contrast, a dependent level is functionally dependent upon the next 
lower level for support. It is important to note that not all real 
machine levels are necessarily independent. For example. Figure 2.7 
depicts a machine that has two separate hardware levels of which is 
functionally dependent upon RMg-
Additionally, there is no reason to believe that all machines have 
virtual machine levels. That is, the required machine could be realized 
by a total hardware implementation. 
Thus far, for the sake of simplicity, the machine descriptions have 
been limited to only a few levels of abstraction. In general, the solution 
for 3 given problem statement involves a number of such levels. The 
number of levels depends upon the functional decomposition of the system. 
To some extent the grouping of functions into levels is somewhat arbitrary. 
Probably one of the most difficult phases of the design process is the 
specification of the appropriate sequence of such levels. 
Level Transformations 
A Block Level Diagram graphically displays the transformation of an 
independent real machine, Mq = RMg, via a number of machine levels to a 
final machine Symbolically, the transformation can be represented: 
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VM. 
_V_ 
VM„ 
RM, 
VMg = Mg = (Lg, H3) 
VMg = ^2 = ^^2' "2^ 
RMi = Ml = (L^, H^) 
-ar 
dependent levels 
J4L 
RM. ™0 - "0 = "o* Independent level 
Figure 2.7. Multiple hardware levels. 
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MpT -4-^— MQ 
where 
Z = {Zi| 0 < i<FT] 
Z. 
Mi < ^ Mi_i i = 1,2, ..., FT 
and 2 
M .^—2— (primitive 
modules) 
At this point a short digression to describe the nature of the 
transformation set Z is in order. The element Zq describes the collection 
of (an interconnection between) hardware components which are used to 
implement Mq = RM^. These components are referred to as primitive 
modules. Primitive modules include, but are not restricted to, memory 
elements, processing elements, and bussing structures. 
The transformation Zj (j >'0) is a set of transform elements 
denoted: 
" l^il' Zj2' ••• ^jn} 
The Zjk may be characterized by the nature of the transmission of 
_i 
capabilities from one machine level to the next. Let K be a 
subset of instructions in L^. Then Zj^maybe classified as: 
_i"l 2 —i . —1—1 
1. functional transform element - K K (K f K ). 
Zjj^ transforms a subset of instructions at level i-1 into a new 
set of instructions at level i. 
—i-1 T T-i —i-1^ 
2. identity transform element - K —K (K = K ). 
Zj^ is the identity transform, I, which maps all the instructions 
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-i-1 -1 
of K into K of the next higher level. 
3. null transform element - » 0. z,, is the null transform, 
which maps the instruction of into the empty class 0. 
-i-1 
That is, instructions in K available at level (i-1) are not 
available at level i. 
Based on the capability transmission criterion, the instructions at 
level i are partitioned into three disjoint classes as a function of the 
nature of their transformation at the i^^ level. Specifically, these 
three classes are given in Table 2.1. 
An example of a transform set used to define a machine is given in 
Figure 2.8. Each machine level is shown functionally decomposed into its 
constituent modules (software and firmware procedures for the virtual 
machines and primitive modules for the real machine). For example, the 
transformation for level 1 is given by; 
Zl 
^0 
Zi = ^11, 2^2, Z13, 1»-^^ 
where 
^11 ^11 ' ^12 = ^ 12' ^13 Pl3' 
Each directed arc references or represents an instruction. For 
example, the directed arc Al emanates from procedure P-],. Similarly, 
the procedure references the subset of instructions corresponding 
to the arcs emanating from that procedure-. 
The concept of the null transform is explicitly shown by arrows from 
the input instructions at a given level to the null element (Jl) at that 
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Table 2.1. Instruction transformation classes. 
Instruction Transmission Capability 
Class 
i 
Functional j Identity Null 
I 
' i i 
' X X i 
II 
i 1 1 
1 ^ i ^ 
III ' 1 X 
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Figure 2.8. Transform set Z = (Z^, Z^, Z^, Z^). 
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level. In general, the null transforms are self-evident from the struc­
ture of the BLD and will be omitted for clarity. 
Decomposition Criteria 
The utility of a given Block Level Diagram is dependent upon whether 
or not the diagram is a realization of a meaningful decomposition. The 
criteria for the definition of such a meaningful decomposition is 
threefold (23): 
1. level simplification - Higher order levels (numerically larger 
level indicies) must provide machine levels which are easier to 
understand and use. Particularly, the higher level machine must 
support a language which more directly relates to the applica­
tion environment. The ease of use measure may be quantified at 
a given level in terms of the number of instructions or length of 
the source programs which is required to implement the desired 
functions at that level. 
2. hierarchical description - The level diagram must accurately 
depict a hierarchical access structure. Such a structure defines 
an accessibility relation in which: 
a. (i > 0) is defined in terms of and 
b. cannot use facilities which are not explicitly provided 
by Thus, does not have access to Mj where j > i. 
3. consistency - Each level must be consistent in its structure 
with respect to: 
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—® _m 
a. availability - If K is accessible to then K is also 
accessible to all where m < i < n. 
—m 
b. concealment - If K is not accessible to for n > m then 
-m 
K is also not accessible to where i > n. 
The concealment property (3b) is extremely important. The major thrust 
of concealment is inherent in the very nature of the definition of abstrac­
tion. Once a set of functions has been virtualized, the only interface of 
interest to higher levels is the language required to use that set of 
functions. With respect to the higher level, the nature of the particular 
functional composition at lower levels is irrelevant. It is the resultant 
language elements available to the higher level machine which are relevant 
to those levels. 
As a consequence, the particular implementation of a given level may 
change as long as the language interface to the accessing machine remains 
unaltered. Thus, if new implementations are devised to "improve" perform­
ance, the dependent higher levels are left essentially unchanged. 
Machine Contours 
The BLD introduced in the previous section is a tool for representing 
the hierarchical structure of a computer system. In particular, the BLD 
portrays a system as a sequence of machine layers or levels of abstraction. 
An additional aid for displaying the structure of systems is the 
contour diagram. A contour is a continuous closed curve which represents 
a machine. Furthermore, the contour encloses or contains one or more 
machines whose language or languages define access points on the contour. 
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The concept of a contour comes from contour lines which are 
imaginary lines on a map that connect all points of the same elevation. 
In the context of computer systems, the contour is an imaginary closed 
curve connecting instructions (points) at the same machine level (eleva­
tion) . 
However, a significant difference is that the establishment of 
machine contours is somewhat arbitrary as compared to contour lines. 
Machines contours or more simply contours delineate logical machine layers. 
Each layer is chosen on the basis of a logical grouping of the functions 
defined by the machines enclosed within the contour. 
An example of a contour diagram applied to the machine of Figure 2.8 
is given in Figure 2.9. In order to distinguish machines defined by 
contours from machine-blocks of the BLD, the subscript for machine contours 
are lower case letters. Note, for example, that machine is equivalent 
in Figure 2.9 to machine VMg. As will be seen shortly, an equivalence 
between machine contours aim machine-blocks dees not generally exist-
The concept of machine dependency carries over from the BLD to the 
contour diagrams. In particular, a contour which directly contains an 
independent real machine and no dependent machines is termed an independent 
contour* All other contours containing a combination of dependent and 
independent machines are referred to as dependent contours. 
The employment of machine layers to represent levels of abstraction 
has been used by Gagliardi (21) among others. In his work the machine 
layers appear as contours describing a sequence of machines in much the 
same manner as the example of Figure 2.9. Specifically, his layer diagram 
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machine 
contours 
Figure 2.9. Machine contour diagram. 
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depicts one independent contour and a sequence of dependent contours. In 
subsequent sections, we will extend the idea of contour diagrams to 
include more general logical machine structures. 
It is important to note that, although contour diagrams can be used to 
represent logical system structures, the contour diagrams are only an 
artifice. They depend upon the definition of a BLD for their substance. 
That is, the contour diagrams are a descriptive aid which are derivable 
from a BLD. The essential element missing from the contour diagram is an 
explicit representation of the accessibility relation defined by the BLD. 
Level Diagram Example 
A concrete example of a level diagram is appropriate at this point 
in the discussion. Figure 2.10 depicts a contour diagram for an existing 
RTDAD system. A complete description of the attributes of each machine-
level would be exhausting. However, a terse synopsis of each level is 
given in Table 2.2. 
The gross general structure of the system of Figure 2.10 is typical 
of a large number of RTDAD systems. The salient characteristics of this 
class of systems as seen in the contour diagram are: 
1. Singular independent contour - The design effort for the typical 
RTDAD system embodies the notion of a "target machine", RM . 
0 
Regardless of the nature of the design philosophy (top-down, 
bottom-up, most-solid-first, etc.) the resultant configuration 
is composed of a sequence of virtual machines which depend upon 
one general purpose real machine. 
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M. 
us^ application 
software 
nonresident memory 
file structure 
I/O virtuallzatlon 
CPU virtuallzatlon 
CPU; interrupts; 
RT clock; I/O devices; 
memory 
multiprogramming ; 
priority scheduling 
time dependent scheduling 
I/O tables; device handlers/drivers. 
Partitions; directories; files; 
file control blocks. 
memory partitions; bit maps; 
dynamic memory allocation. 
Figure 2.10. Contour diagram for conventional SCS RTDAD system 
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Table 2.2. RTDAD level diagram synopsrs. 
Level Identification Description 
0 Hardware 
1 CPU 
virtualization 
I/O 
virtualization 
file system 
iioirLesiderit memcry 
virtualization 
Base machine hardware organization. 
This level supports the job scheduler, real­
time clock scheduling, synchronization 
primitives, interrupt response routines, 
and associated data structures. This 
level provides for the definition of a 
multiplicity of virtual processors. 
Level 2 specifies a device independent I/O 
structure which can be referenced by a 
standard set of I/O macros. Note that 
hardware I/O instructions are no longer 
available at any level above 2, 
Level 3 defines those operations associated 
with the manipulation of data on the 
rotating memory devices (RMD). The level 
defines a hierarchical file structure with 
directories and associated contents stored 
on the RMDs. All RMD references at higher 
levels must be made through the file sys­
tem algorithms. 
At level A 2 portion of the main store is 
defined as the nonresident memory area 
into which programs which are stored in the 
file system may be selectively loaded and 
executed. Note that by definition all 
levels below 3 are totally implemented 
in resident memory areas. This level is 
the interface between the operating system 
proper and the user application software. 
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Tabic 2.2, Continued. 
Level Identification Description 
5 application area Level 5 is the application software level. 
This level in turn is represented by a 
series of levels depicting the decomposi­
tion of the application programming 
effort into a series of virtual machines. 
As viewed from the external environment, 
machine Mg accepts inputs in the form of 
data and control packets from the input 
transducers and operator communication 
devices. The input packets are equi­
valent to instructions in Lf which are 
decoded and executed by the machine Mf. 
48 
We will refer to such a system a single centered structure 
(ses) as all the levels form shells about the "center" of the 
single independent real machine (Mg = RMg). 
2. Multilevel SCS interpreter - The highest level virtual machine 
Mj, when viewed from the external environment appears as a single 
interpreter which decodes the instruction packets that are re­
ceived via the external input ports. The level diagram shows a 
breakdown of that singular interpreter to one and only one 
independent contour. Thus, the overall composite structure of Mg 
is an SCS with a multiplicity of virtual machine levels. 
3. Functional dependency - The removal of any required layer without 
an equivalent replacement results in a distribution of the burden 
of supporting the capabilities of that level across all higher 
levels which use instructions provided by that level. For example, 
suppose that the file system virtualization was not developed as 
level 3 in Figure 2.10. If this level is completely removed^ the 
only available language for manipulating the rotating memory 
devices (RMD) for VMj (j > 3) is supported by VM2, the I/O 
virtualization. Thus, all users of the RMDs would have to agree 
on an a priori static distribution of the storage space on the mass 
storage devices. Each user, in turn, would be responsible for the 
creation and maintenance of file directories, file storage address­
es, etc. via machine M2 = (L2, Hg). 
4. Uniform transformation phases - In general, the transformation set 
Z used to derive M^ from M^ can be partitioned by technology into 
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three distinct phases: 
Z = Zn ... Z^+l \ ••• ^i+1 Zi •*• 
software firmware hardware 
The partition boundaries (the number of elements in each phase) can 
vary as a function of design philosophy. Some designs use little or no 
firmware (microprogramming) or are wholly unaware of its presence. That 
is, the firmware is used to support a basic set of macroinstructions 
which are typical of more conventional random logic machines^. On the 
otherhand, the Venus Operating System (29) uses firmware transformation to 
achieve a desired set of primitives (P, V, scheduling algorithm, etc.) as 
a basis for the development of ius operating system functions. The SYMBOL 
2R computer employs a total hardware transformation set. The system has 
an operational mode in which all system functions are realized in primitive 
modules (58). 
Typically, however, the transformation set appears as shown with 
some combination of two or three distinct transformation phases. 
MCS Structures 
The example of Figure 2.10 is typical of the systems currently being 
developed for the RTDAD class of problems. A salient characteristic of 
these systems is the embodiment ot the solution as a multilevel software 
interpreter. The general design philosophy, independent of design 
^For example, the Varian Data Machines V73 minicomputer uses micro­
programming to emulate the earlier Varian 620 series machine instructions. 
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methodology, considers the real machine as the baseline to which or from 
which the design envolves. This "target hardware machine" is construed 
as the given commodity from which the final system is created by the 
methodical addition of a sequence of software/firmware virtual machines. 
Such SCS systems are a direct result of the long-standing dichotomy 
between hardware and software oriented design groups. The inertia inher­
ent in the separation of hard and soft regimes has rejected the integrated 
coherent application of all available technologies directly to the problem 
environment. 
An alternative to the SCS approach involves the repeated use of all 
technologies throughout the design process. This approach produces 
system structures which are characterized by a multiplicity of independ­
ent contours or independent real machines; such structures are referred 
to as multicentered structures (MCS). 
An example of the distinction between an MCS and an SCS is shown in 
Figure 2.11. The concept of a center in an SCS was described previously 
as the center of the innermost machine contour. A center, by definition, 
is a real machine which is enclosed by the independent contour. An 
MCS is an extension of the SCS in which there are a number of independent 
contours (RM^, RI^,... ) with an equivalent number of centers. 
More specifically, the set of real machines represents a number of 
independent execution entities whose processing activities are supported 
by independent processing elements. As before, each independent real 
CI 
machine may be augmented by a sequence of virtual machines VM^ where 
CI is the real machine center index, and 
j is the machine level index. 
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Legend 
a. Single center structure (SCS) 
center 
b. Multicenter structure (MCS) 
M. 
h 
\ centers 
A and B 
->• physical interconnection 
logical interconnection 
Figure 2.11. MCS and SCS representations. 
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The notation for the transform set Z is likewise extended to include 
the MCS: 
CI gCI Cï 
1. M M (FT is the maximum level index for 
0 center CI). 
CI CI r CI' CI' CIl 
2. M "4—i M U s M L is available to Z > 
i i-1 L j j i J 
FT 
^ 
CI 
LI ^0 
3. M (primitive modules) 
0 
K-f. 411 
5. = (Lf, uf) 
Item 2 above indicates that a machine at the i^^ level may be trans­
formed from a machine at a lower level (i-1) and a machine based on a 
different center. For example, the language available at the input of 
machine VM^ in Figure 2.11 is the union of languages and (i.e. 
A B 
Li U L^). The union is explicitly indicated by the connection of the 
1 m *1 1  ^  ^ 1 f  ^ /** 4 M 
The remainder of the notation is essentially the same as that used 
for an SCS with the addition of the superscript representing the associated 
center index CI. 
The MCS can be viewed as a distributed function architecture in which 
CI CI 
the machine M. (i > 0) is supported by the independent real machine Mq . 
The significance of multiple independent machines can be seen by a closer 
examination of the accessibility of the component machines. In Figure 
2,11b machine Mq is accessible only to machine M^. Lq is, therefore, 
physically and logically inaccessible to any of the machines M^ (i=0,l,2). 
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This characteristic of a MCS is the extremely important concealment 
property defined earlier. 
Additionally, is the sole external interface supported by a 
virtualization of real machine This interface, as shown in Figure 
2.11b, is made available to machine As a function of the definition 
A 
of the transformation set, may be made available to higher levels of 
(i > 2) or confined by the concealment property to some consecutive 
subset of levels. 
Furthermore, since is not available to and conversely (if is not 
available to M^), there are no functions or procedures in one which can 
be used, or are needed, to support the other. The machines and 
coexist independently of each other. 
The physical interconnection of the hardware associated with Mq and 
g 
MQ is shown by the dotted line. The physical realization of the hardware 
channel is implementation dependent (e.g., it might represent a data and 
control bus). Regardless of the physical implementation, however, the 
language supported at the hardware interface is that of The physical 
interconnection merely supports the definition of the instructions of that 
language. 
An amplification of these comments can be made with a more concrete 
example» Suppose that Figure 2.10 is altered to include a second machine 
center which supports a file system. The new configuration is shown in 
Figure 2.12. 
The functional definition of the levels (CPU virtualization, I/O 
virtualization, file system virtualization and nonresident memory 
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file system 
0^ 
nonresident \ 
memory system | 
I/O component!^ 
f 
VM? 
1 
( 
Processor i 
virtualizatiotj 
VMJ = = (L^, HJ) 
= (open-file, read-file, write-file. close-file) 
Figure 2.12. MCS RTDAD operating system. 
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virtualization) are logically equivalent to the identical levels identi­
fied in Table 2.2. Thug, as viewed from the external environment (outside 
the defining contours), machines of Figure 2.10 and of Figure 2.12 
are functionally identical. That is, given two system "black boxes" 
representing these two implementations, an input sequence applied to either 
would produce the same output sequence. Based on the equivalence of the 
output sequences, the two systems are functionally indistinguishable. 
The instructions or language element of machine are shown in 
Figure 2.12^. The file system supporting this language is completely 
contained in the machine which is, in turn, dependent only upon the 
real machine M^. These functions are independent of any component of the 
CPU virtualization or I/O virtualization of the machine sequence with 
center index B. 
As a more complex example, consider the configuration of Figure 2.13. 
n 
The collapsed BLD showing the total machines(CI = A,B,C,D) depicts 
B C 
the global hierarchical access structure. Note that 2nd arc 
D A B C 
accessible to Similarly, is accessible to both Mp,j, and Mp^ 
while it is inaccessible to 
The same properties with the appropriate logical language connectives 
are shown in Figure 2.13b. This figure depicts a more detailed machine 
B C 
accessibility structure. The virtual machine levels in M,-,„ and M at  ^ bT ft 
^The language supported by the file system is assumed to be basic­
ally the same as that provided by the SCS file system modules. However, 
there might be more desirable instruction sets which would take advantage 
of the logical and physical separation of the file system components from 
the remainder of the system. 
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a. Collapsed BLD 
b. Detailed BLD. 
Figure 2.13. MCS block level diagrams. 
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c. Contour diagram. 
*a. "c' «d-
Figure 2.13. Continued. 
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which is referenced depend upon the structure of these machines. More 
to the point, there is essentially no restriction as to the levels at 
which the logical connections are made. They depend solely on the needs 
of the levels of the accessing machines. 
Finally, the contour diagram and machine associations of the contour 
diagram and BLD are shown in Figure 2. 13c. The contour diagram emphasizes 
the existence of the multicentered nature of the system being represented. 
A detailed example of a BLD representing an MCS will be presented in 
Chapter 5. However, it suffices to note here the following general 
characteristics of an MCS system in contrast to an SCS system: 
1. An SCS system is a multilevel interpreter whose levels are 
derived from the sequential application of hardware, firmware, 
and software technologies. The resultant system has a singular 
independent contour supplying the fundamental execution units 
upon which a complex software/firmware superstructure is designed. 
2. An MCS system consists of a multiplicity of multilevel inter­
preters. The number of distinct interpreters is equal to the 
number of Independent contours or centers displayed in the 
associated contour diagram. An MCS is derived by the repeated 
application of hardware, firmware, and software technologies. 
CI 
3. In an MCS, the implementation of each machine sequence, M^^ 
(CI = A, B, C, ...), is physically isolated from the other 
machine sequences. Given that the language interface and per­
formance requirements can be satisfied, the actual implementation 
of each component machine sequence is completely hidden from the 
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other machine sequences. The importance of this concealment 
property will be revisited again in Chapter 5. 
60 
CHAPTER 3 
SYSTEM STATE MODEL 
Introduction 
Chapter 2 introduced the concept of a multicentered structure (MCS). 
An MCS defines a system architecture consisting of a multiplicity of 
independent interpreters. Each center or interpreter supports a number 
of levels of abstraction which are used to generate a virtual machine 
language compatible with the functional specification of the desired 
system. 
As shown in Figure 1.5, an MCS decomposition is achieved by the 
application of two graph theoretic tools: 
1. the System State Model, and 
2. the Timed Petri net. 
Fundamentally, the System State Model depicts "snapshots" of the 
results of system activity while the Timed Petri net incorporates the 
appropriate timing constraints and resource requirements needed to support 
that activity. The discussion of Timed Petri nets will be deferred until 
Chapter 4. The following material deals with the definition of the ab­
stract system state concept. 
The motivation for employing the System State Model is threefold. 
First, the System State Model places a strong emphasis on a top-down design 
of the problem solution, iTie central thrust of the approach is 
in the functional representation of the system requirements 
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as specified in the problem statement. The System State Model 
describes: 
1. the information retained in a system, and 
2. the instructions used in manipulating that information. 
The model is particularly well- suited for the description of concurrency, 
sharing, and protection. 
Secondly, the System State Model is implementation independent. That 
is, the descriptive powers of the model do not depend upon architectural 
configurations or structures. As will be shown in Chapter 5, the re­
solution of architectual issues is attained by a combination of the system 
state definition and the Timed Petri nets. It should be noted that the 
System State Model does not depict resource requirements nor does it 
represent any real-time constraints as described in Chapter 1. However, 
the model does provide a complete description of resource allocation 
algorithms that result from the combined application of the model of 
chapters 3 and 4. 
The System State Model is not an exercise in mathematical or graphical 
elegance. The existence of a translation from the System State Model to 
an executable machine environment is a prerequisite of the design philos­
ophy. That is, the model is sufficiently powerful to describe all the 
functions and structures required to solve the RTDAD problem. In 
particular, the model does not exclude any feature which might be deemed 
either necessary or convenient in the problem solution. 
Finally, the System State Model provides a semantic definition of 
the contour languages described in Chapter 2. The model precisely and 
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unambiguously defines the functional characteristics of a system which 
allows for the decomposition of the solution into the appropriate machine 
levels. The semantics of these levels are established by the function 
and instructions of the model. 
In passing, it may be noted that there are implications of correct­
ness issues which, due to the scope of this research, are not covered. 
Given a semantic definition of the language of the contours, the correct­
ness of a functional description can be verified. Once the abstract model 
is shown to be correct, the associated implementation will be correct if it 
can be proven to be an accurate representation of the abstract model. The 
concepts of a priori correctness and the impact of designing "error free" 
software have been discussed by Dijkstra (16), McGowan and Kelly (34), 
Parnas (46), and others. Although correctness is not emphasized in this 
work, we feel that it is an important and natural result of the tools presented. 
The technique used for the description of the System State Model is 
based on the Operational Method of defining the semantics of progranssing 
languages (61, 39). These concepts are extended to allow for the semantic 
definition of the contour languages of an MCS architecutre. In particular, 
the model defines: 
1. the state of an abstract interpreter whose components are a set 
of abstract programs and a representation of the system environ­
ment , and 
2. the abstract instruction set which defines transformations on the 
state of the interpreter. 
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The abstract state represents the totality of programs, data, and 
control information present in the computer system. The abstract programs 
consist of sequences of abstract instructions of an Abstract Base Language 
(ABL), The abstract instructions are precisely defined in terms of their 
effect on the system state. 
The formal semantics of the contour languages take the form of two 
sets of rules (13): 
1. translator - Elements of the contour languages are translated 
into equivalent sequences of abstract instructions. 
2. interpreter - The interpreter expresses the meaning of programs 
in the abstract language by giving directions for carrying out 
the computations of any well-formed abstract program as a count­
able set of primitive steps. 
Thus, the translator defines the semantics of the contour languages 
while the interpreter specifies the state transitions that are realized by 
the cxccution cf those language elements. 
The next two sections describe the abstract instructions and the 
structure of the state of the abstract interpreter. 
Abstract Base Language 
The Abstract Base Language (ABL) has two constituent elements: 
1. abstract objects which represent information, and 
2. abstract instructions which define a set of operations to be 
performed. 
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The remainder of this section describes these two items. The bulk 
of this material is based on work from Wegner (61), Neuhold (39), Dennis 
(13), and Hawryskiewitz (24). 
Abstract objects 
An abstract object can be either an elementary object or a compound 
object. Elementary objects are members of the class E, where 
E = ZliRL/BUW 
and 
Z = set of integers 
R = set of real numbers 
B = boolean (T = true, F = false) 
W = set of strings on some alphabet. 
Since the abstract instructions are elements of W, they are also members 
of the class E. 
A compound object is the combination of elementary objects and/or 
compound objects into a structure. The definition of compound objects is 
recursive providing the possibility of compound objects containing other 
compound objects. 
Abstract objects are represented by directed graphs. These graphs 
contain edges called branches and vertices which are called nodes. A node 
can be a root node of a compound object, a leaf node representing an 
elementary object (a leaf node is a node which has no emanating branches), 
or a general junction node (neither a leaf node nor a root node). 
A branch is identified by an attached label called a selector. A 
selector is a member of the class S, where 
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S  =  Z U W  
and 
Z = set of integers 
W = set of strings or some alphabet. 
An example of an abstract object is given in Figure 3.1. This 
abstract object has the following components: 
1. selectors = ^'a', 'b', 'c', 'd', 'e', 'f, 'g', 'h', 'i', 
•j', 'k'] 
2. elementary objects = j^l, 2.5, T, SCOTT, STRIN(^ 
3. compound object nodes = n^, n^, n^, n^J 
(the node identifiers n^, 1 < i < 5, have no significance other than 
their use in specifying nodes for descriptive purposes.) 
Object references 
Objects can be referenced by the use of variables of the type pointer. 
A pointer value uniquely identifies a node of an abstract object. A 
pointer value can be assigned to a pointer variable. If the identifier 
of a pointer variable is P, then P is said to refer to the node represented 
by its value. 
To select a particular branch emanating from a compound node, a 
selector expression can be used to qualify the pointer identifier. A 
selector expression is either a selector value or the identifier of a 
selector variable, 
A pointer expression can be one of three forms: 
1. a pointer value, 
2. the identifier of a pointer variable, or 
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STRING 
SCOTT 
Figure 3.1. An abstract object. 
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3. a pointer qualified by a selector expression denoted by the 
pointer followed by a period (.) and the selector expression. 
Qualification permits the access of any component of a compound 
object. Since the definition of compound objects is recursive, the 
qualification can also be used in a recursive manner to thread through a 
chain of branches from any given compound node. 
For syntactic convenience the following conventions will be 
employed: 
1. pointer variables commence with an upper case letter, 
2. selector variables commence with a lower case letter, and 
3. a selector value appears in a selector expression enclosed in 
single quotes ('). 
Referring again to Figure 3.1, the following examples demonstrate 
the use of pointers and selectors in referencing the components of an 
abstract object. Let P, Q, R, and S be pointer variables and sel_l, sel_2 
and sel_3 be selector variables. 
Example 1_. If P has the value n^, then 
Q "4 P.'a' makes Q refer to node n^ 
Example 2 .  Similarly, 
sel_l 4— 'a' 
Q < P. sel J. makes Q refer to node n^ 
Example 3 ,  A reference to the elementary object STRING is represented 
by the pointer variable R where 
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or 
sel l ' a' 
sel_2^ 'c* 
sel 3 "4 ' f 
R P. sel_l. sel_2. sel_3. 
Compound objects can be shared by other compound objects. In 
Figure 3.1, the elementary object 2.5 and the compound object rooted at 
node n^ are shared by the compound structures rooted at n^ and n^. 
Two additional properties of nodes need to be introduced. A node 
n^^ is reachable from the node n^ if there exists a chain of branches from 
n. to n.. Node n, is a direct successor of node n. if the chain is of 
J i i J 
unity length. 
A root node of an abstract object has only emanating branches. A 
given object may have more than one root node. A closed object is an 
abstract object which has exactly one root node. 
Again with respect to Figure 3.1, n^ is the only root node for this 
object. Therefore, it is a closed object. The reachability set of nodes 
for node n^ is the set 
N = |2.5, n^, ng, STRING, SCOTT, ^ . 
Additionally, the direct successor of n^ is the set 
M = ^2.5, n^. 
The power of the directed graph approach can be seen in the range of 
abstract objects expressible in this format. In particular, all objects 
which are useful in the RTDAD environment can be represented. The range 
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of such data objects include, but are not restricted to: 
1. single variables, constants, or pointer variables, 
2. tables, arrays, 
3. sparse arrays, 
4. linked lists (singly, doubly, circular), 
5. queues, deques, 
6. stacks, and 
7. trees. 
As an example of a complex data structure consider Figure 3.2. The 
pointer variable LIST points to the head of the list. LIST, 'front* 
branches to the first element in the list or is null if the list is 
empty. Note that the list elements in this particular example are of 
variable length. Each element has a length specified by the branch 
labelled 'size'. 
Note also that the list structure is independent of any particular 
implementation: Thp directed graph description of abstract objects 
expresses the structure of objects without regard to implementation 
issues such as the nature of the link fields or location of data and 
pointers in memory. By suppressing these issues, the functional motiva­
tion for employing the list structure becomes more evident in the design 
process. 
Additionally, the architectural "binding time" of the list structure 
is deferred until the latest possible moment. At that time, the space-
time tradeoffs can be assessed and a particular technology for imple­
mentation can be selected. 
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LIST 
n. 
Î 
front 
n. 
data link L/ ( data link data 
size 1. 2 
» •> T1 size 1 Z. ..Mg 
f " -
size 1 2 • • «ni-1 i-
m. m. 
Figure 3.2. Abstract object representing a singly linked list. 
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Abstract instructions 
The abstract instructions provide the primitive operations which are 
used to manipulate the information stored in abstract objects and to 
provide the desired sequence of control. The abstract instructions are 
partitioned into five categories: 
1. object reference, 
2. synchronization, 
3. control constructs, 
4. procedure reference, and 
5. process identification. 
A list of instructions by category is specified in Table 3.1. We 
do not present an exhaustive technical description of the 
syntax and semantics of the language elements given in Table 3.1. Instead, 
the remaining material in the section will serve to clarify the information 
presented by a sequence of short examples. The general composition of the 
abstract programs is In the spirit of a number of currsnt programming 
languages [Âlgol 68, PLI, BCPlJ . 
Suppose that the abstract object referenced by the pointer variable 
A has the structure shown in Figure 3.3. The effect of the selt and 
empty instructions is shown. These two functions are predicates used 
to test for the presence or absence of branches at a given node. 
The val and assign instructions are used to reference elementary 
values. The assign function associates an elementary value from E with 
a leaf node, while the val function returns the value associated with a 
leaf node. For notational simplicity equivalent operations are denoted 
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Tabic 3.1. Abstract instruction set. 
Let P and Q be any pointer expressions and x any selector expression. 
Category 1 - Object Reference 
selt(P,x) 
empty(P) 
val(P) or 
*p 
= T, if there is a branch labelled 
with the value x, and emanating from 
the node to which P refers. 
= F, otherwise. 
= T, if there are no branches emanating 
from the node to which P refers. 
= F, otherwise. 
= the value of the elementary object 
to which P refers. 
assign(P) 4-
or 
*P 4 w 
delete(P,x) 
w w is assigned to the elementary object 
to which P refers. 
The branch labelled with the value of x 
and emanating from the node to which P 
refers is deleted. 
create(P) 
append(P,x) 
8. link(P,Q,x) 
A new node is created and assigned to P. 
The lock variable Is set to "F", The 
value of the new node is the null value. 
A branch labelled with the value of x 
is attached to the node to which P 
refers. A new node is created as part 
of this instruction and p.x refers to 
the node. The value of the new node is 
the null value. 
A branch labelled with the value of x 
is created. It emanates from the node 
to which P refers and terminates on 
the node to which Q refers. 
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Table 3.1. Continued. 
Category II - Synchronization 
1. lock(P) 
2. unlock(P) 
If the lock variable associated with P 
is "T", the process waits until it 
becomes "F". It is then set to "T" 
and the process continues. If it is 
"F", the process sets it to "T" and 
continues. 
The lock variable associated with the 
node to which P refers is set to "F". 
Category III - Control Constructs 
1. if B then else ^ 
2. while B do S od 
3. repeat S until B 
where B is a boolean expression and S, S , and are simple 
statements or sequences of statements. 
Category IV - Procedure Reference 
1. f(a.b.c) or f( ) The function f is invoked by the call­
ing procedure that contains this instruc­
tion. The procedure f can be either an 
internal or external procedure.^ 
2. return The return instruction initiates the 
transfer of control from the called 
procedure to the point immediately 
following the function call in the 
calling procedure. 
^An internal procedure is a procedure that is an element of the 
interpreter in which it is invoked; otherwise, the procedure is termed 
an external procedure (see the deseriptiou of the abstract interpreter 
state). 
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Table 3.1. Continued. 
Category V - Process Identification 
V = principal 
state(Q) 
The unique identification of the process 
which invoked this instruction is 
assigned to v. 
A pointer to the state word of a pro­
cess is assigned to Q. Following the 
instruction state(Q) the pointer 
variable Q will be assigned the pointer 
value of the state word associated with 
the process which executed the instruc­
tion. 
abort 
place(Q) 
If the instruction abort is executed by 
a process, its state word becomes un­
available. 
In addition to the state word that 
identifies the instruction following 
place(0) a new state word is made 
available. The pointer variable Q 
refers to that state word. 
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e 
15.2 STRING 
Operation Result 
1. selt(A.'c','d') T 
2. selt(A.'a','d') F 
3. selt(A,'z') F 
4. empty (A. 'f ) T 
5. empty (A) F 
Figure 3.3. Abstract predicates selt and empty. 
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by the use of an asterisk (*) with a pointer expression. The designa­
tion of either the val or assign instructions depends upon the context 
of the use of the * P description. An example of the usage of val, 
assign, and the asterisk notation is given in Figure 3.4. 
The create, delete, append, and link instructions are used to alter 
the structural characteristics of an abstract object. The transformation 
defined by these instructions is depicted in Figure 3.5. Each example 
represents the state of the abstract object immediately following the 
execution of the associated instruction. 
The instructions create, append, and link are self-evident. However, 
the result of the delete instruction needs some clarification. The 
resultant object in Figure 3.5f indicates that the branch labelled 'b* 
has been removed but node n2 and branch 'c' remain intact. If there are 
no pointer expressions which refer to n2, that node is unrecoverable. 
Additionally, any node in the reachability set for n2 which is not in 
this iriLeisection of a reachability set of node nj, j r 2, is slsc un­
recoverable. It is assumed that such dangling nodes and associated 
branches occur only as errors in the logic of an algorithm. That is, 
algorithms which employ the delete operator are responsible for the 
detection and deletion of nodes and branches which might become dangling 
elements. 
For notational convenience an alternate method of appending branches 
can be invoked by means of the assign operation. An assign (P) instruction 
creates new branches (and associated nodes) so that the pointer expression 
P will be valid. An example of this technique is shown in Figure 3.6. 
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a. 
n. 
val (A.'1') is a 1 
val (A.'2'.'c') is ST 
2.5 ST 
b. 
XYZ 5 
assign (A.'3') 4— 3 
XYZ 5 
c. 
XYZ 
• ni 
1 
1 I : 
XYZ 7 
n. 
Figure 3.4. Val and assign instructions. 
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'f n. 
W 
T-
a. Create(A) 
7\-
b. append (A, 'a') 
A 
V\_ 
n. n. 
c. append (A, 'b') 
n. 
n. 
d. 
< n. 
append (A.'b', 'c') 
n^ 
TV 
e. link (A.'a', A.'b'.'c', 'f') f. delete (A, 'b') 
Figure 3.5. Create, append. link and delete instructions. 
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append (P.'l', 'c') 
append (P.'l'.'c', 'd') 
assign (P.'l'.'c'.'d').*, 
or assign (P. ' 1 ','c'. M') 
*P.'l'.'c'.'d' ^  5 
3.5 
d 
I 
5 
Figure 3.6. Extended use of assign in place of append. 
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Note that new branches are added until the pointer expression 
f.'l'.'c'.'d' defines a valid structure. 
The lock and unlock instructions are synchronization primitives which 
apply only to nodes which are root nodes of closed objects. A root node 
is initially defined to be in the "F" state when it is created by either 
an append or create primitive. The lock and unlock operations then define 
the alteration of the node from the "F" state to the "T" state and back to 
the "F" state. The lock operator employs a busy-form-of-waiting if the 
referenced node is in the "T" state. Lock and unlock are the primitives 
required for the implementation of all higher synchronization functions. 
As an example of the use of the synchronization primitives and the 
control constructs, the semaphore functions signal and wait as defined 
by Dijkstra (17) are presented in Figure 3.7. The particular abstract 
object depicted in Figure 3.7 uses the concept of a semaphore to provide 
access rules to the shared resources defined by the branch labelled 
'share'= 
If the value of R.'sem' is initially one, the semaphore defines 
mutual exclusion (binary semaphore). In contrast, if the value of 
R.'sem' is initialized to an integer value j (j >2) then j processes 
may share the resources concurrently. 
A description of the primitives in categories IV and V will be 
presented in conjunction with the description of the state of the abstract 
interpreter. 
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a. semaphore - closed object 
R 
share 
1 
SW 
queue 
front rear 
thread / si 
state 
word 
state 
word 
thread 
_A_ 
signal 
Procedure 
hpoi n 
- g  —  
Signal (R) 
state (Q) 
lock (R) 
if empty (R.'queue') then *R.'sem' 
else 
a 
unlock(R) 
end 
remove(N,R.'queue') 
P < N.'SW' 
place (P) 
I *R. ' sem' + 1 
$N is the element removed 
from the nonempty queue. 
Figure 3.7. Representation of semaphores in the System State Model. 
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c» wait 
procedure wait (R) 
begin 
State(Q); lock(R) 
if *R. 'sem' > 0 then * R. 'sent' .4 *R.'sem' - 1 
unlock(R) 
else create(N) 
*N.'SW' < Q 
*N.'thread'.* _A_ 
insert (N, R.'queue') 
abort 
Notes: 1. The functions insert (N.R.'queue') and remove (N, R.'queue') 
are unspecified routines which deposit and withdraw entries 
from the semaphore waiting queue. 
2. The branches labelled SW point to the state word of the 
associated processes. State words are defined in the next 
section. 
Figure 3.7. Continued. 
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Abstract Interpreter State 
The general model for the state of an abstract interpreter is the 
directed graph shown in Figure 3.8. The execution of an abstract instruc­
tion results in the transformation of the given state to a new state. 
Furthermore, the execution of a sequence of instructions of an abstract 
procedure produces a sequence of abstract states. Each state can be 
considered as a "snapshot" of the system activity incurred up to that 
point in time. Thus, the interpreter defines a state machine that steps 
through a sequence of states as a function of a sequence of inputs 
represented by a set of abstract instructions. 
The state of the interpreter has four component objects: 
1. the universe ('univ'), 
2. the local environment ('local'), 
3. the control objects ('cntrl'), and 
4. the external interface ('ext_int'). 
The following four subsections describe the composition of these four 
component objects. 
Universe 
The universe is an object which represents all the information present 
when the machine is idle, i.e., no computation is in progress. The 
universe has two constituent objects - the global data structure ('global') 
and the procedure structure ('proc'). 
The global data structure contains abstract objects that areclassified, 
according to their accessibility, into two categories; 
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1. file objects ('file') - File objects are shared objects which 
are accessible to all procedures. As will be seen shortly, 
file objects are not explicitly declared by the procedure 
objects. Accessibility to these items is specified by an access 
matrix (22) associated with the procedures which maintain the 
global objects^. 
2. external objects ('ext') - External objects are accessible to 
those procedures in which they are explicitly declared. External 
objects exhibit restrictive sharing as defined by the structure 
of the procedure objects. 
The essential distinction between 'file' and'ext' objects is the 
presence or absence of the object in a procedure's virtual address space. 
An external object is explicitly declared to be part of the virtual 
address space while file objects are not. Thus the access rights to an 
external object is a capability either explicitly stated or not possessed 
by s given procedure^ 
The procedure structure ('proc') is a compound object whose components 
are the set of all procedure objects that are executable by the inter­
preter. A procedure object has the general format shown in Figure 3.9. 
The constituent elements of a procedure object are the access capabilities 
('access') and the procedure text ('text'). 
^The access matrix may be empty. That is, all the file objects are 
equally accessible to all procedures. 
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univ local 
global proc 
file ext 
cntrl ext int 
SWi SVn source sijik 
I I 
V 
V 
sites of activity 
,CI 
Figure 3.8. State of the abstract interpreter for machine 
1 
name 
access 
1 
text 
1 
local rrli 
Figure 3.9. Structure of a procedure object. 
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The branch labelled'text' specifies the abstract instructions which 
define the procedure. When the procedure is invoked, the instructions 
are sequentially executed in the numerical order of their selectors. 
The 'access' component defines the capabilities possessed by pro­
cedure 'name'. This component specifies all external and local variables 
that belong tu the procedure. 
It is important to note that procedure objects are a special case of 
the more general class of abstract objects. As such, a procedure object 
may be an element of the global data structure (file component) spec­
ified earlier. In that case, global procedure objects may be manipulated 
as data objects by other procedure objects. In conventional computer 
systems such procedure objects may include nonresident tasks (pages, 
overlays, segments, etc.) which are loaded from the file system and 
executed upon demand. 
Finally, the hierarchial structure of the Block Level Diagram 
(Chapter 2) is explicitly defined by 'proc' component. A more appealing 
notion of the hierarchical nature of the procedure structure is shown 
in Figure 3.10. Note the comparison of this figure with Figure 2.8. 
Figure 2.8 includes the specification of all languages and machines 
CI 
including the independent real machine Mq . The procedure structure 
'proc' specifies all levels down to the point that all the language 
elements of the lowest level are assumed to be given. The definition of 
that level is somewhat arbitrary and is based on the general nature of 
CI 
the primitive modules (PM) used to define machine Mq . 
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univ 
Figure 3.10. Hierarchical procedure structure. 
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Local objects 
The 'local' component of the abstract interpreter state contains a 
local object for each current activation of an internal procedure. A 
local object has a component object for each variable defined by the 
local portion (branch labelled 'local') of the associated procedure. 
Additionally,the elementary values which are the variable identifiers in 
the procedure objects are used as the selectors for the corresponding 
local components. An example of the invocation of a procedure and the 
resultant local object is depicted in Figure 3.11. 
The formal arguments of a procedure are considered as local to that 
procedure. When a procedure is called, the local branches (and selec­
tors) are created and the appropriate actual parameters are linked to 
the formal parameters (refer to Figure 3.12). A more detailed description 
of the invocation of procedures is given by Dennis (13). 
In addition to the local variables and formal parameters, the local 
structure of an invoked procedure contains a 'return' component. The 
branch labelled return' is used when the invoked procedure executes the 
return instruction. When this instruction is executed, the elementary 
value specified in the 'return' component indicates the next instruction 
to be executed in the calling procedure. 
The execution of the return instruction results in a deallocation 
of the local object of the called procedure and any links established 
for the formal parameters. Thus, Figure 3.12b represents the state of 
the local component for PI both before the invocation of P2 and after 
the return. However, some subset of the actual arguments may possibly 
have been altered by the execution of P2. 
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a. Invoked procedure object (no actual parameters) 
ac cess b. Local structure after invocation 
of 
local local 
D 
1 ( • L(P1) 
12 3 4 
p e p  
n 3 4 
Figure 3.11. Local environment creation by procedure invocation. 
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a. Procedure P^. 
access 
local 
b. Before invocation 
text 
P2(a,b,c) 
c. After invocation 
L(P1) 
r .  
local 
L(P1) 
0 c L(P2) 
A B C return y I 
i+1 
Figure 3.12. Procedure invocation with parameters. 
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Control objects 
The control component of the abstract interpreter state contains an 
unordered set of sites of activity which specify the operational state 
of the interpreter. A site of activity is defined by a state word which 
contains four components (refer to Figure 3.13): 
1. a pointer value that identifies a local environment ('loc'), 
2. a pointer value that identifies a procedure object ('proc'), 
3. the selector of the next instruction to be executed ('instr'), 
and 
4. the unique identification of the process defined by the state 
word Cprin').^ 
A state transition of the interpreter results from the execution of 
an instruction for some procedure activation at a site of activity 
selected from the control of the current state. Following the execution 
of an instruction by some processing unit, the associated state word is 
replaced by a new state word that defines the next instruction in the 
procedure to be executed. Replacement with two sites of activity designat­
ing two successor instructions would occur in interpretation of an 
instruction that initiates additional concurrent action (place (Q)); 
deletion of the site of activity without replacement would occur in 
execution of an instruction that ends activity (abort). 
^Each state word defines a unique process whose name is given by the 
branch labelled 'prin'. The abstract instruction principal retrieves the 
elementary value associated with this branch. 
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loc proc instr prin 
State Word 
Figure 3.13. Control component. 
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An instruction of a procedure is said to be partially enabled if: 
1. all the data required for its operation is present, and 
2. an existing state word points to that instruction. 
Once an instruction is partially enabled, it will start initiation 
whenever a processing unit can be assigned to it. The instruction will 
be active until the operation defined by the instruction is terminated. 
External interface 
The external 'interface of the abstract interpreter state is denoted 
by the branch labelled 'extint'. This component defines the interface 
to the external environment. In particular, the external interface is 
involved in the movement of abstract objects: 
1. to the interpreter from an input transducers, IT^, 
2. from the interpreter to an output device in the user environments 
0T£ , and 
3. to the interpreter from external interpreters. 
The 'source' and 'sink' branches specify the relative direction of 
the movement of the objects with respect to the external environment. 
Sink objects originate in the interpreter and are consumed by the external 
environment. Conversely, source objects originate on the external 
environment and are attached to the appropriate source nodes. 
Source and sink objects are data and control packets. The components 
of packets typically include: 
1. source identification (packet originator), 
2. destination identification. 
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3. operation requested, and 
4. data description. 
Figure 3.14 gives an example of a possible 'extint' object. In 
particular, this figure includes only nodes for input and output to or 
from external environments. The operation of a typical input transducer 
can be specified as: 
$ Input transducer ITj: 
n 
MpY " 'ext_int'* 'source' • 'IT^' 
repeat 
sample_external_environment 
generate_data_packet (data) 
*Q Data 
generate_state_word(SW) 
place (SW) 
until IT_shutdown. 
The input transducer periodically generates a data packet and attaches 
it to the 'source' branch labelled 'IT\'. Once a packet has been attached, 
a site of activity is created. The state word for the site of activity 
contains a pointer to the procedure responsible for handling the input 
packet. 
Similarly, the 'sink' nodes are used by the internal procedures for 
the movement of data to the user environment. In the example of Figure 
3.14, an internal procedure generates a data packet to be output and 
appends it to the appropriate 'sink' node (OT^); new output objects 
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a. 'ext_int' component 
b. input packet 
ext int 
OTi 
sink 
OTr ITi 
source 
IT. 
source id 
IT 
dest 
packet 
data type • 
data 
• • ft 
Figure 3.14. Packet communication with external environments. 
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overlay older objects which were previously attached to the nodes. 
An example of the state of an interpreter which receives inputs from 
CI 
an external interpreter is shown in Figure 3.15. The machine supports 
a language which has four elements: 
CI 
L = (read, write, open, close). 
F T  —  '  — — —  
These language elements, or some subsets thereof, are accessed by the 
machines and (The instructions of Lp^ are external procedures to 
these machines). Whenever executes a call to the external procedure 
open, it generates a data packet which is appended to the branch labelled 
Additionally, a site of activity is created whose 'proc* value 
CI 
points to the internal procedure (internal to Mp^,) open. 
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Figure 3.15. Packet communication with external interpreters. 
98 
CHAPTER 4 
TIMED PETRI NETS 
Introduction 
Chapter 3 presented the notion of the System State Model. The model 
graphically depicts the complete state of an interpreter at any given 
instant in time. Additionally, a set of abstract instructions are used 
to transform the interpreter state. The System State Model specifies 
an abstract framework in which the functional definition of the problem 
solution can be made. The model graphically represents program and data 
objects, local and global environments, and system control objects. 
The concept of a system state and a set of instructions, or inputs, 
for operating on the state are the essential ingredients for the repre­
sentation of a finite state machine model of conventional automata 
theory. The material of this chapter introduces an additional graphical 
model, the Timed Petri net, which is used to specify the operation of 
the finite state machines. This model includes the representation of 
structural composition (parallelism, concurrency, and distribution of 
active resources) and temporal relationships (timing of state transi­
tions) . 
The timing information available in the Timed Petri nets allows for 
an analytical determination of a bound on the computation rate of the 
associated state machine. In contrast to simulation techniques which are 
extremely time consumptive and expensive, the Timed Petri nets allows 
for a direct determination of the computation rate of an activity from 
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the structure and marking of the associated Petri net. 
Furthermore, the Timed Petri net admits readily to a top-down design 
process. A particular operation in a Timed Petri net may be refined 
in a number of steps to a more detailed level of definition. At each 
level of definition the analytical power of determining the computation 
rate of the operations modelled is available to the designer. 
The discussion in this chapter begins with a definition of Petri nets. 
The Petri net model is then extended to include timing information, there­
by yielding the Timed Petri net. Next a technique for decomposing the 
nets into component state machines is discussed. Finally, a bound 
on the computation rate of the state machines represented by the Timed 
Petri net is determined from the state machine components. 
The bulk of the material relative to Petri nets has been taken from 
the work of Ramchandi (52), and Holt and Commoner (26). That material 
has been tailored and extended to meet the needs of the MCS design 
technique. Several Llieorems representing the major results of these 
studies are presented. Unless otherwise specified, the proofs of the 
theorems are omitted. For a rigorous derivation of the results obtained 
herein, the reader should refer to Ramchandi (52). 
Petri Nets 
A Petri net is a bipartite acyclic directed graph. The net is 
formally defined as: 
Definition 4.1 - A Petri net B is a three-tuple <P, T, A> 
where P is a nonempty set of distinctly labelled places 
P ~ (Pl> P2' •••» Pn); 
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T is a nonempty set of distinctly labelled transitions 
T = (t^, tg, tjjj), and 
A is a relation which corresponds to a set of arcs. Each arc is 
either from a place to a transition or from a transition to a place. 
Ac (P X T) I j (T X P) . 
An example of a Petri net is given in Figure 4.1. The nodes of the 
graph are either circles representing places or bars representing transi­
tions. The arcs are directed branches connecting places to transitions 
and transitions to places. 
Places represent the holding of a condition or system state. A 
transition defines the execution of a function (one or more instructions 
of a language) which transforms the system state. 
The small darkened circle in place p^ is a marker which traverses 
the net in the direction specified by the arcs of the net. The marker, 
called a token, is the active element of the Petri net. It is the 
movement of the tokens through the net which results in the transformation 
of the system state of the associated System State Model, For our 
purposes, a token may be viewed as an active processing resource or 
functional unit that is capable of executing the transformation specified 
by the transitions. 
Definition 4.2 - A marking M is a function such that 
M: P ». I 
where I is the set of nonnegativc integers^ 
The nonnegative integers associated with a place represents the 
token load of that place, or the number of tokens on it. 
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A Petri net with a marking is referred to as a marked Petri net. 
In general, a distinction will only be made between a marked and an 
unmarked net if it is significant in the context in which it is presented. 
A convenient notation called the dot notation can be used for the 
predecessor or successor nodes of any node in a net. Lex x and y represent 
any two nodes in a Petri net. Then 
1. <x,y> tA is written x°y, 
2. j^y I x*^ is written x", and 
3. ^y I yx^ is written x. 
As an example of the use of the dot notation the following sets can 
be found in Figure 4.1: 
'^2 " (Pz) 
•P4 = (Cg, tg) 
•t2 U "tg = •(t2, t^) = (P2> P3) 
where U is the set union operation. 
A cranbiLioii u in a Petri net is said to be enabled iff every Innut 
place (p£ i "t) has at least one token on it. An enabled transition 
can be fired. When a transition fires, a token is removed from each 
input place and added to each output place (pj ( t*). The firing of a 
transition corresponds to the execution of the function defined by that 
transition. 
Live, bounded, and, persistent markings 
A marking of a Petri net is live it all the transitions are usable 
throughout the course of the operation of a system. That is, there are no 
operations which are executed once and never again fired. It can be 
102 
shown that a necessary requirement for a live marking is a Petri net 
which is strongly-connected, i.e., from every node there exists a directed 
path to every other node» 
A marking is bounded for the operation of a net if there exists an 
integer N such that at all times N(p^) < N for all p^6 P. A bounded 
net has a maximum of N tokens on any place at one instant in time. If the 
integer N is unity, the marking is said to safe. 
Finally, a marking is persistent for a Petri net B if any transition 
tj^ Ê T, once enabled, cannot cease to be enabled by the firing of a 
transition ty 6 T (i ^  j). A net which is nonpersistent represents a 
system in which there is. a distinct choice between alternate activities. 
An example of both a persistent and a nonpersistent net is shown in 
Figure 4.2. In Figure 4.2a there is a distinct choice which must be 
exercised between transition t^ and t^ when a token is in place p^. How­
ever, in Figure 4.2b, transitions t^ and t^ will fire alternately as a 
function of the token content of places p^ and p^. 
For notational convenience a net with a live bounded or live safe 
marking is termed an LB or LS net, respectively. If an LB net or LS net 
is also persistent, then the net is referred to as LBP or LSP. The net 
in Figure 4.2a is an LS net while the net in Figure 4.2b is an LSP net. 
A more formal treatment of the properties of markings (liveliness, 
boundedness, and persistence) can be found in Holt and Commoner (26), 
and Ramchandi (52). In particular, their work proves that, given a 
marking for a Petri net B, it is decidable if the marking for the net is: 
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Figure 4.1. Petri net model. 
I $ — 
P2 
^2 ^1 
4  
2  - r  3  
a. Nonpersistent net (LS net) b. Persistent net (LSP net) 
Figure 4.2. Persistent and nonpersistent Petri nets. 
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1. live 
2. bounded (or safe), and 
3. persistent. 
The practical systems of interest in this research are live and 
bounded. In general, they are also nonpersistent. 
Consistency 
Consistency is a property of the structure of a Petri net independent 
of the marking of that net. In particular, consistency deals with the 
number of firings or executions of the transitions of a net. Consistency 
draws upon the concept of current flow from electrical circuit theory 
(Kirchoff's current law). 
Definition 4,3 - A current assignment for a Petri net 
B =<P, T, A >  
is a function J which assigns to each transition t^ 6 T a positive 
integer c^ called it's current. A current assignment for a Petri net 
must satisfy the following two constraints: 
1. Every arc carries a current equal to that associated with the 
transition to which it is incident. 
2. At every place, pj^, the sum of the currents on the input arcs 
must equal the sum of the currents on the output arcs. 
That is for place pj^: 
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Definition 4.4 - A Petri net is consistent if and only if it has a 
current assignment ^  with 
c^> 0  for all t^ (  T. 
Consider the Petri net B of Figure 4.3. Let each transition tj^ é T 
be assigned a current Cj^. Each place Pj € P has an associated current 
equation which specifies the constraints on the input and output currents. 
These equations can only be valid if is identically zero. Therefore, 
the net is not consistent (inconsistent). 
A slight modification of this net which leads to a consistent net is 
shown in Figure 4.4. The equations are consistent and have a solution 
which is a constant k . However, there is no unique solution for these 
equations. The value of k can be taken to be any positive integer. 
Theorem 4.1 - A Petri net B which has a live, bounded marking is consistent. 
Since the nets we are interested in are LB, or LS, they are always 
consistent. Thus, the nets considered herein always have a current 
! '• f f\ f yx 1 1 / • t ' ct ooxgiiiuvii w J.WI. f \j X V ju o i. X * 
Timing Constraints and Petri Nets 
In the discussion so far, the execution of transitions (instructions) 
have been considered independent of any timing considerations. In 
practical systems, operations require a nonzero amount of time for 
completion. In particular, each activity has a time duration different 
from zero, and all activities complete in a finite amount of time. 
The concept of a Petri net can be extended to include timing inform-
tion as follows; 
106 
a. Petri net B b. Current equations 
Pr =4 = =1 + *2 
P,: = c, 
P3: Cg = C3 
P4: =3 = =4 
=1 = =2 = *3 = =4 = k 
C4 = + c, = 2k 
Figure 4.3. Inconsistent Petri net. 
a, Petri net B b. Current equations 
Pr C4 + + Cg 
P2= "=1 =  ^ =3 
P3: Cg = c, 
P4: ^3 = ^^4 
P, P3: C3 = 
=1 = =2 = =3 = =4 - =5 = k (constant) 
br-' 
Figure 4.4. Consistent Petri net. 
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Definition 4.5 - A Timed Petri Net X is a pair 
X =< B, W> 
where B is a Petri Net, B =<P, T, A and W is a function that 
assigns a real nonnegative number to each transition t^£T. 
W; T ». Reals; Reals = (set of nonnegative 
reals). 
The nonnegative T: = WCt^) is termed the firing time of a transition 
t^. A transition tj^ is enabled when there exists at least one token on 
each place of the input set 't\. When is enabled, a firing can be 
initiated. Upon initiation, a token is removed from each input place of 
"tj^ and transition tj^ is said to be active. The active or execution 
phase lasts for seconds, where is the firing time of transition tj^. 
At the end of this time duration, the firing of transition t^ terminates, 
and a token is placed on each output place p^ è This completes the 
firing of transition t^. 
The notation relative to the firing of a transition is in complete 
agreement with that previously discussed relative to the activity of the 
sites of activity of the System State Model. Once an active resource is 
assigned to a partially enabled transition, that transition become enabled 
and the initiation of the associated activity begins. 
The active time of a firing Ti has been defined to be a nonnegative 
real number. Thus, it has been assumed that the duration of the activity 
is fixed. However, in practical systems the value of may depend upon 
the nature of the data it is called upon to handle. For example, a 
transition might represent a function that searches a list for an element 
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matching a given key. The search time for the list is a function of the 
key and the number of elements containing that key. For such a transi­
tion, the active time may be assumed to be a random variable. The associ­
ated value of Ti may then be chosen to be a mean time or possibly a worst 
case time depending upon the type of net analysis being considered. 
Note, however, that if a more accurate or finer resolution of the 
transition time is required, the function defined by the transition may 
be refined to a more representative model for which the associated times 
are more readily computed. An example of such a refinement process is 
given in Figure 4.5. Transition t^ with current c^ and firing time 
is expanded into a more refined set of instructions (t^i, t]^2> ^13» ^14^* 
Given the current values and firing times T^i 2, 3, 4, the 
associated value of fi can be obtained. 
State Machine Decomposable Petri Nets 
L3 Petri nets constitute a very large class of possible nets. A 
more restricted class of Petri nets which can be used to model RTDAD 
systems (as will be seen in Chapter 5) is a class of nets known as state 
machine decomposable (SMD) Petri nets. SMD Petri nets will be shown to 
have the desirable property that a bound on the computation rate of the 
entire net can be obtained by analytically determining the computation 
rates of the associated state machine components. Given such a bound, a 
number of interesting characteristics of the system can be investigated. 
The following material discusses the properties of a net which permit 
a state machine decomposition. In particular, the notion of state machines 
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Figure 4.5. Refinement of transition firing time. 
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and SMD Petri nets are formally defined. 
Definition 4.6 - A closed subnet of a Petri net B is a strongly-connected 
Petri net 
1  1 1 1  
B =<P , T , A > 
where 
P^ c P is a set of places 
Ç T is a set of transitions 
A^ c A is a set of arcs such that 
•p^ = p^. = and A^ = gp^ x T^) U x P^] A. 
The Petri net N in Figure 4.6 has five closed subnets (N^, N2, Ng, 
and N ). Clearly, every strongly-connected Petri net is a closed 
subnet of itself, because the relation "P = P* = T is trivially satisfied. 
Definition 4.7 - A closed subnet is a minimal closed subnet if and only 
if no closed subnet can be obtained by deleting any portion of it. 
In Figure 4.6, N is not a minimal closed subnet since the four closed 
auuiiCLB dLC uuuaxLictuxc uy uc:xcci.Lig appiupiiauc piavea ciLiu/wj. 
transitions. However, Nj^, and are easily verified to be closed 
subnets. 
As an additional example consider the Petri net B of Figure 4.7. B 
has three minimal closed subnets (S^, Sg, Sg). The subnet is obviously 
not closed since it can readily be decomposed into subnets and S^. 
Definition 4.8 - A Petri net B is a state machine if and only if every 
transition has exactly one input place and exactly one output place. 
An example of a state machine is given in Figure 4.8, The structural 
restriction of one incident arc and one emanating arc at any transition 
I l l  
' '3 0^4 
Figure 4.6. Closed subnets of Petri net N. 
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Figure 4.7. Subnets of Petri net B. 
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is compatible with the familiar concept of the state diagram representation 
of finite state machines. Specifically, the restriction implies that 
given any state represented by a holding of a condition, one and only one 
new state will be generated as the result of the firing of a transition. 
Definition 4.9 - A Petri net B is said to be covered by a set of closed 
subnets Ni, Ng, ..., if and only if 
P = <UP., UT., UA.> 
i i ^ i "• 
where 
N. = <P., T., A.> 1< i < k. X 1 1 1 — -
The Petri net B in Figure 4.7 is covered by the set of closed subnets 
^1' ^ 2' ^ 3 * 
Definition 4.10 - A Petri net B is state machine decomposable (SMD) if 
and only if every minimal closed subnet is a state machine and there 
exists a set of state machines (Si, Sg, •••> S^) which covers the net. 
The Petri net B in Fignre 4.7 is SMD. However, the net N in Figure 4.6 
is not SMD because the minimal closed subnets Nj^, N2 and are not state 
machines. 
One of the interesting and important properties of an SMD Petri net 
is that all markings for it are bounded. That is, the number of tokens 
in any one place in the net will always be less than some integer N. 
Dynamic Behavior of SMD Petri Nets 
Thus far, the general characteristics of Timed Petri nets have been 
described. The discussion has focused on a subset of nets which are live, 
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bounded, and state machine decomposable (LB SMD). With this material 
as background, the dynamic behavior of an SMD net operating in real time 
can be considered. 
First, the dynamic nature of a Timed Petri net representing a simple 
circuit is analyzed. A computation rate for the net is computed. The 
example is then extended to include two circuits which share a common 
transition, i.e., a net that can be decomposed into two state machines 
which are each simple circuits. In particular, the impact of the common 
transition on the computation rate is investigated. 
Finally, the construction of an equivalent model for an LB SMD Petri 
net is presented. The equivalent model, termed the occurrence graph, is 
generated in such a manner as to result in aiiLBP net. A technique for 
computing the bound on the computation rate for the original LB SMD net 
can be obtained by an analysis of the equivalent LBP occurrence graph. 
Computation rates of simple circuits 
Consider the circuit of Figure 4.9. Each transition of X is 
assigned a time by the function W, i.e., = W(t^). Assume that 
the marking of the net places one token in place p^. The operation of 
the net consists of the transitions firing in sequence as the token 
traverses the circuit. Let 7r= +Tm* Then, the token 
fires every transition in the circuit in turn and reappears on every 
TC seconds. Under this assumption, every transition initiates at intervals 
ofJfseconds, and It is the period for the simple circuit corresponding to 
its maximum computation rate. Thus the maximum computation rate denoted 
by R is n 
i=l 
Figure 4.8. State machine net. 
P," Ç i+1 o 
V 
ir-
< C: 
Figure 4.9. Simple circuit X =(B, W^. 
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Now assume that instead of one token, n tokens are distributed 
across the net. For the combined action of the n tokens, the firing 
rate becomes 
R = = n 
' i Ti 
i=l 
Every transition in the circuit has a maximum computation rate given 
by this expression. The computation rate R is termed the natural computa­
tion rate of the circuit. 
Consider next an LSP SMD net which consists of two circuits which 
share a common transition. An example of such a net is given in Figure 
4.10a. Additionally, assume that the marking places one token on each 
of the two circuits. The state machine decomposition of the net B is 
shown in Figure 4.10. Let and 17^ be the periods for and SM^, 
respectively. Then the natural computation rates of the two state machines 
are; 
n _ _J: _ 1 
These are the computation rates of the state machine subnets if they 
were completely isolated from each other. However, in a strongly-
connected net, the circuits are interconnected and, intuitively, it is 
clean that they effect each other's natural coïâputàulon rate. 
Without loss of generality, let Rj^ < Rg. Obviously, all transitions 
in SM^ have a computation rate which is given by R^. In particular. 
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transition t2 fires at a maximum computation rate given by R^. Since tg 
is also a node in SN^, the computation rate of the transitions on a 
directed path from tg in SM2 cannot have a computation rate greater than 
Rj^. If they were to operate at a rate R^ > Rj^, then transition would 
be executing at a computation rate larger then that of= the slower circuit. 
However, this contradicts the original assumption that t2 fires at rate R]^. 
The argument can be easily extended to LBP SMD Petri nets which 
consist of a set of simple circuits (Cj, C2, Cj^) . The resultant 
computation rate for the entire net defines the fundamental computation 
rate given by; 
R = min(—, ^  ^ 
k " "  
where n. is the token content of C. and 
1 1 
is the sum of the firing times of the transitions in 
circuit C.. 
1 
u - equlvaieuL itêtâ 
This section introduces the concept of occurrence graphs and con-
sistency-equivalent nets for the general class of LB SMD Petri nets. The 
technique for generating the occurrence graph and deriving the associated 
consistency-equivalent net is demonstrated by example. Once derived, the 
consistency-equivalent net defines a set of circuits whose computation 
The result is rigorously derived by Ramchandi (52). It is sufficient 
for our purposes to have a firm grasp on the intuitive interaction of 
the computation rate for a multiplicity of circuits. 
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rates can be analytically determined in the manner prescribed in the 
last section. The fundamental computation rate for the system is then 
established by an examination of the natural computation rates of the 
constituent circuits. 
Consider the SMD Petri net B of Figure 4.11. The starting point for 
the generation of the occurrence graph is to draw and label the set of 
marked places in B. Let this set be P^. For Figure 4.11, P^ = (p^, P5). 
Let t|^ be the set of enabled transitions corresponding toP^, and note 
that corresponds to the initial marking of B. 
Since a place p^t? may have more than one output transition, several 
enabled transitions may be connected to the same place. Since only one 
of these transitions can be fired, a choice is made between them and only 
that one fired. Let Ti c T^ be the set of transitions which are enabled 
^ - 1 
and fired. Let be the set of marked places that result when the 
transitions in T^ have completed firing. 
Next draw all arcs P^ x T^ that are contained in A. Draw the places 
P^ = T *. Draw all the arcs T^x P^ which are contained in T x P. 
2 i i Z 
Finally, define P^ = (P^ - • T^) T^'. 
The process of constructing the marked places that result when 
all transitions in T^ are fired is called extending the occurrence graph 
from P^ to P^^^. Since B has a live marking, the occurrence graph can be 
extended indefinitely. 
A slice of an occurrence graph is a set of places that forms a cut­
set (6) of the graph. The construction technique amounts to extending 
the slice from one slice to the next. 
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a. Petri net B 
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Figure 4.10. LSP SMD net. 
Figure 4.11. LS SMD Petri net. 
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in the construction of an occurrence graph for a LP SMD Petri net, 
there never occurs a slice for which a choice has to be made between 
output transitions. Such an occurrence graph is called a behavior graph. 
Thus, there is only one behavior graph for an LP SMD Petri net and this 
graph is unique. 
On the other hand, several occurrence graphs may be possible for an 
SMD Petri net. In Figure 4.12 two possible occurrence graphs for the 
net of Figure 4.11 are shown. A cursory examination reveals the infinite 
number of occurrence graphs that are possible for this net, or, for that 
matter, in any LB SMD net with a nonpersistent marking. 
It can be rigorously shown that there exists a slice in the occurrence 
graph of an SMD net that occurs repeatedly. The portion of an occurrence 
graph between two consecutive occurrences of a slice is termed a cyclic 
frustrum. Additionally, it can be proved that for any consistent current 
assignment for an LB SMD Petri net, there exists a cyclic frustrum in the 
occurrence graph of the net. Furthermore, the number of occurrences of 
any transition in the cyclic frustrum equals its current in a consistent 
current assignment. 
Consider again the SMD Petri net of Figure 4.11. In Figure 4.13, a 
consistent current assignment is given and one possible cyclic frustrum 
is drawn. 
The two repeated slices of the cyclic frustrum are coalesced as 
shown. The resulting strongly-connected net is termed a consistency-
equivalent net for the SMD Petri net, abbreviated to c-equivalent net. 
121 
: 6 
a. Occurrence graph 1. 
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Figure 4.12. Occurrence graphs. 
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Figure 4.13. Derivation of a consistency-equivalent net. 
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Note that the c-equivalent net for an SMD Petri net is not unique. By 
an alternate choice of transition firings (at places Pg and p^) a different 
c-equivalent net can be realized. Of extreme importance, however, is the 
following result: 
Theorem 4.2 - Let B be anLS SMD Petri net with a consistent current 
assignment J, and CN be a c-equivalent net for B. Then, every state 
machine component in B corresponds to a single circuit in CN. 
Referring to the c-equivalent net of Figure 4.13, there are four 
circuits; 
Cr P2V3'^3P2V3'^3P2'^1Pi'^2 
C 2= P5C5P4t4P5t5P4t4P5t6P6t7P5t6P6t7P5t6P6t7 
C3: P2V5^5P4V3*'3P2'=1Pi''2 
C 4 : P5^5P4 V3^3P2 V5'^6P6<=7P5t6P6^7P5'6P6'^7 ' 
where C^ and C^ correspond to the two state machines which result 
from a state machine decomposition of the net B. (The state machines are 
derived by splitting the net into two machines at transition t^). Noce 
also that there are two circuits, Cg and C^, which do not correspond to 
any state machine in the SMD Petri net. 
Computation rate for Timed SMD Petri nets 
Consider an SMD Petri net B for which one possible c-equivalent net 
is denoted by CN^. The set of all possible circuits in CN^ is the set 
of circuits CpC2, ». », . In a manner analogous to the discussion of 
the computation rate in the previous section, it can be shown that the 
maximum computation rate for CN^ is given by; 
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n, 
® TM " j = 1, 2, k 
Z_li 
tit Cj 
where n is the number of tokens on circuit C,; and 
J J 
is the firing times of the transitions in C^. 
That is, the maximum fundamental computation rate for a c-equivalent 
net is found by determining the computation rate for each circuit 
Cj in CN^ and selecting the smallest R^. Thus, R = min (R^, R^ R^) 
defines the computation rate of CN^. Furthermore, the maximum computation 
rate for a transition iu the c-equivalent net is given by cj^R where c^ is 
the number of times transition t^ fires during one period (one complete 
cycle though the cyclic frustrum). 
If the SMD Petri net B is persistent, the c-equivalent net is unique 
and R defines the maximum computation rate for the net B. However, for an 
SMD Petri net which is nonpersistent there are a number of possible c-
equivalent nets. In general, the maximum fundamental computation rates 
of two c-equivalent nets are different. In order to find the maximum 
fundamental computation rate of B, the timed c-equivalent net which has 
the largest computation rate must be found. 
The maximum fundamental computation rate of a c-equivalent net for 
the Timed Petri net B represents the maximum fundamental computation 
rate of transitions in the net B for the behavior specified by that 
c-equivalent net. This notion leads to the following definitions: 
Definition 4.11 - The maximum fundamental computation rate of transitions 
in a timed SMD net X =< B, W > for a consistent current assignment ^  
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is given by the fundamental computation rate of the c-eqivalent net 
which has the largest fundamental computation rate. 
Definition 4.12 - The maximum computation rate of a transition belong­
ing to a timed SMD net X =<B, W> with a consistent current assignment 
J is given by 
ri = c.R 
where c^ = ^ (t ) and R = maximum fundamental computation rate for X. 
In order to obtain an exact value for the maximum fundamental computa­
tion rate R of X, all the c-equivalent nets for X must be found. The 
c-equivalent net with the largest fundamental computation rate defines 
the value of R. 
This is clearly a very tedious process. It is desirable to find a 
simple method which gives a bound on the fundamental computation rate of X. 
In particular, a bound can be determined from the state machine decompo­
sition of X as specified by the following theorem. 
Theorem 4=3 - Tn a Timed SMD Petri net X = ^B,W) with a consistent 
current assignment J, the maximum fundamental computation rate is 
bounded by 
R " mm ) R2 J • • • > R^ . R^ j R2 ? «.. j R^ are the 
fundamental computation rates of the state machine components of X, The 
fundamental computation rate R, of state machine S is given by 
. "x 
where n, = number of tokens on state machine S, 
k k 
t^^, ..., t^^ are the transitions of 
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are the current and firing time, respectively, of transition 
Proof; Consider the c-equivalent net CN of the SMD Petri net B for the 
consistent current assignment For every state machine component 
in B, there exists a corresponding circuit C^ in CN with the following 
property: 
Every transition t^^ in C^ has a multiplicity equal to the current 
assigned to transition t^ in B by J. 
Now let C^, C^, C^^, C^ be the simple circuits in CN, where 
C-, C correspond to state machines of B and C ,, C are 
1 nH*i r 
simple circuits in CN that do not correspond to state machines of B. Let 
, R^, ^nri-1' \ their respective fundamental computation 
rates. For any circuit C^ € ^C^, C^j 
\ •<"777173 
Now the fundamental computation rate R' of the timed net X is bounded by 
R*= min |rj^, ..., 
Rïîri-i. 
Note that there may exist R é jR , ..., R ^  such that : 
S L nH"l K • ' 
Rg < min Ir^, R jo Thus, while R' is certainly a bound, this bound 
may not be achievable. The computation rate r. of any transition t. 
is bounded by r^ = R' * c.. 
R' = min 
or R'< R = min 
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Theorem 4.3 establishes a bound on the computation rate of any 
transition in a Timed SMD Petri net by finding for each state machine 
component S. the corresponding fundamental computation rate R^. This is 
certainly simpler than finding the maximum fundamental computation rate 
of all the c-equivalent nets for the Timed SMD Petri net. 
Since Theorem 4.3 plays a major role in the remainder of the thesis, 
it is appropriate that a numerical example should be considered. Suppose 
the SMD net of Figure 4.11 has the current assignment given in Figure 4.13. 
Additionally, assume that the firing time assignment is as specified in 
Figure 4.14a. Two possible c-equivalent nets and their maximum funda­
mental computation rates are shown in Figure 4.14b and Figure 4.14c. The 
maximum computation rate from Theorem 4.3 can be seen to be given by: 
R = min [rj, 
* = zi" 
The maximum computation rate for the net from two c-equivalent nets is 
R = 
In this particular example, the bound determined by Theorem 4,3 is 
the same as would be determined by the more exhaustive technique of 
generating all possible c-equivalent nets. 
The maximum fundamental computation rate for any transition t^ in the 
SMD Petri net can now be found from the equation r^ = Rc^. 
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Figure 4.14. c-equivalent nets for the Petri net of Figure 4.11. 
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CHAPTER 5 
APPLICATION OF THE MCS DESIGN APPROACH 
Introduction 
Thus far, the concept of a finite state machine representation of an 
RTDAD system has been supported by the introduction of two graph-theoretic 
models. 
1. The System State Model specifies the state of the machine. 
through the abstract representation of programs and data, and it 
describes the semantics of the functional operation upon that 
state. 
2. Timed Petri Nets define a technique for: 
a. modelling the flow of control in a system, 
b. representing the concurrency achieved at any point in 
time, and 
c. quantifying the computation rate of components of a system 
and, thereby, establishing a bound on the maximum fundamental 
computation rate of the system as a whole. 
The material of Chapter 5 substantiates the appropriateness of these 
models and provides several applicable examples. Because of the extensive 
nature of the details necessary to describe a typical system, many of the 
concepts that need to be emphasized might be lost in an exhaustive pre­
sentation. Instead, a few representative examples expressing the high­
lights of the foregoing material at a manag able level of presentation 
are discussed. 
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Timed Petri Nets in the RTDAD Environment 
Before presenting specific examples, a few words of introduction 
are necessary. Principally, a few comments about the applicability of 
the Timed Petri net analysis to the RTDAD environment are in order. 
Flow of control in Timed Petri nets 
Chapter 2 introduced the notion of a multiplicity of machine-language 
levels in the representation of an RTDAD problem solution. Furthermore, 
the concept of an MCS design approach was shown to employ the repeated 
use of hardware, firmware, and software technologies for the implementation 
of algorithms necessary for that problem solution. 
These algorithms are functionally specified by the abstract instructions 
of the System State Model. 
The abstract instructions support the semantic definition of the 
operations required to provide the necessary computations. Timed Petri 
nets, in turn, support the representation of the flow of control or 
sequencing necessary to implement these algorithms. 
Bohm and Jacopini (3) first showed that a sufficient set of control 
structures for expressing any flow-chartable algorithm can be realized 
through the use of three basic constructs, namely: 
1. sequencing or concatenation, 
2. IF - THEN - ELSE conditional branching, and 
3. WHILE - DO conditional iteration. 
Figure 5.1 gives the Petri net representation for each of these types 
of control structures. Since Petri nets can be used to represent the 
131 
->0 4—O —H—O 
*^1 ^2 -  Cg -  C^.  
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b. WHILE DO 
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C4 Cg 
c. IF THEN ELSE 
Figure 5.1. Complete set of Petri net constructs. 
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minimum set of constructs, they form an appropriate vehicle for the 
representation of algorithms expressible in the abstract instruction of 
the System State Model. 
Note, however, that the algorithms expressed in this manner do not 
presume a technology in which the operations are to be specified. It is 
inherent in the entire design philosophy that there is a complete freedom 
of choice^ of implementation based on quantitative measures of system 
performance. 
Explicit and implicit resource description 
One of the salient characteristics of the use of Petri nets, in 
contrast to more conventional forms of flowcharts, is the inclusion of 
system resources in the model description. In particular, resources 
can appear explicitly or implicitly. 
Tokens, or markings, on the Petri nets represent active processing 
elements (primitive modules) which are capable of executing the functions 
defined by the semantics of the transitions. Thus, the token content of 
a net explicitly depicts the processing resources of the associated 
system. Active processing elements include central processing units, 
functional units, and controllers. 
Implicit resources are those resources whose presence (or absence) 
affects the definition of a net. That is, the availability of implicit 
^Naturally not all transitions can be specified independently of one 
another. The freedom of choice is of a general nature reflecting the 
overall design objectives. 
133 
resources affects the structure of a net or one of the two net functions 
W or 5-
As an example of an implicit resource, consider a system which has a 
hardware stack feature. The operations PUSH and POP for a hardware stack 
typically execute faster than the same operations in a more conventional 
software implementation of a stack^. The inclusion of such a feature 
manifests itself in a reduction of the firing times for those transitions 
employing the hardware stack operations. 
As a second example, the Petri net structure for a system which has 
just enough main memory resource to include all software modules is 
significantly different from the same system with a lesser amount of 
main memory. The latter system must provide those processes necessary to 
support some form of dynamic memory management. 
Applicability of Timed Petri nets 
In order for the results of the previous section to be applicable to 
the RTDAD environment, the following conditions need to be satisfied: 
1. The Timed Petri net for an RTDAD solution must be state machine 
decomposable. 
2. The functions W and must be defined. 
By an earlier assumption, our scope of interest has been restricted 
to conventional primitive modules cgpabls of strictly sequential execution 
^Not only is a reduced firing time achieved with the hardware stack, 
but also a reduction is possible in the amount of memory required to 
support the invocation and implementation of the stack operations. 
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of instructions. That is, each active resource or token of a Petri net 
executes the transitions it encounters in a sequential manner. 
The set of transitions of a Petri net B = <P, T, A> can be dichotomized 
into internal and external transitions with 
: ' Tint u Text Wint ^«t = « • 
External transitions are those transitions which occur at the interface 
between communicating subnets of B. On the other hand, internal trans­
itions portray operations relegated to only one subnet of B. 
Because of the sequential nature of primitive modules, internal trans­
itions are executed one at a time in the order specified by the net 
structure. Therefore, for internal transition t, £ T both -t. and 
1 int ^ 
t^' consist of a singular place (refer to Figure 5.2a). 
External transitions are common to two subnets of B. An enabled 
interface transition t é T^^^ is shown in Figure 5.2b. The resultant 
marking after the firing of t has terminated is given in Figure 5.2c. 
By definition or tokens as uiiique active resources, the tokens originally 
in places p^^ and p^^ appear in places p^2 P22» respectively. Since 
there must be a conservation of active resources, the external transitions 
always return a token to the subnet from which it originated. Thus, all 
external transitions are of the form shown in Figure 5.2b. The subnets 
and may, therefore, be "split" at the external transition t form­
ing two components with one incident arc and one emanating arc from each 
reproduction of transition t. 
Since all internal transitions and all external transitions resulting 
from such a decomposition have one incident arc and one emanating arc, 
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a. Internal transitions 
b. External transition (enabled) 
SM, 
c. External transition (post-execution) 
Figure 5.2. Internal and external transitions. 
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the Petri net B is state machine decomposable (SMD). 
The timing function W is dependent upon both the explicit and implicit 
resources. Once a set of primitive modules has been determined, the 
definition of all real and virtual machines can be specified. A knowl­
edge of the operating characteristics of the primitive modules allows 
for the resolution of the firing times for the transitions of the nets. 
The current function J depends upon the statistical nature of the 
external environment. In particular, the external environment needs to be 
sufficiently well-defined such that the statistical distribution of 
current at each decision place can be enumerated. Specifically, that 
requires the input from the external environment be 
1. "periodic" in nature, and 
2. statistically defined over the period of interest. 
These constraints imply the existence of a finite period of time T 
in which the number and type of input packets can be completely specified. 
The RTDAD environment satisfies both restrictions. The input trans­
ducers typically generate data packets at constant or predictable rates. 
Furthermore, the sampling of the external environment is performed in a 
precisely known manner. That is, the number and type of input data 
packets can be predicted a priori. When the number cannot be precisely 
defined, a mean and/or worst case set of packets can be enumerated over 
a known period of time. 
Given a known distribution of input packets, the discrete probability 
distribution function for alternate routes (arcs) at each decision place 
can be found. The current assignment can then be determined from the 
137 
probability density function. For example. Figure 5.3 depicts the use 
of a probability density function at place p^ to compute the associated 
output currents. Thus, the current assignment (J) for the transition of 
the net can be determined from the composition of the input stream and 
the required operations specified in the problem statement. 
Therefore, for the RTDAD environment, the function ^  and W are 
definable. Additionally, the Timed Petri net representing the RTDAD 
system of interest are SMD. Since both conditions (a decomposable net 
and definable net functions) have been satisfied, the results of the 
previous chapter are applicable to these systems. 
Boundary conditions 
The general RTDAD system configuration of Figure 1.1 is reproduced in 
Figure 5.4a. The natural computation rates for each of the three 
constituent parts are shown in the figure. The input transducer may be 
represented by the Petri nets of the form given in Figure 5.4b. The 
natural computation rate of an input transducer is 
Ryrp = — = Ï = —where f = —^ is 
£ Ci Ti ciT £Ti 
IT IT IT 
the sample rate of the transducer. 
The computation rate R^^ establishes a boundary value for the 
operation of the system. That is, the maximum computation rate of a 
system with one input transducer must be 
Rit < min ^ gyg, Rq,^ = min |Rg]^, ^sk' 
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Figure 5.3. Current assignment at a decision place. 
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Figure 5.4. RTDAD system configuration. 
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where R is the computation rate for state machine component 
Si 
(i = Ij 2, 
Since it has been assumed that the typical input transducers are 
operating in a continous mode, the addition of multiple input transducers 
does not alter the input computation rate bound. In fact, the computation 
rates for k input tranducers are given by 
'2 _ . % R = —L = 
IT c c c 
ITl IT 2 IT^ 
where f . = —^ 
The ratio of frequency to current remains constant because a linear 
increase in frequency involves an offsetting linear increase in current. 
However, the inclusion of additional input tranducers has a significant 
impact on the current assignment ^  for the system net. The augmented 
input load increases the current values for existing transitions and/or 
requires the inclusion of new transitions. The change in ^  induces a 
corresponding reduction in the computation rates of part or all of the 
system components. 
The boundary value R is a function of the nature of the input 
IT 
stream and the operations to be performed on that stream. In particular, 
for each unit of input, composed of a well-defined mix of packets, the 
boundary values R can be determined. The unit of input is termed the 
IT 
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Definition 5.1 - A data set, DS , is a well-defined and repeatable set of 
input packets. The amount of time required to receive DS is the period 
of the data set, , 
The value of T includes two operational characteristics associated 
DS 
with the given system, namely: 
1. the amount of time allowable for the input of the data set, and 
2. the total system response time for the operation resulting from 
the input of the data set. 
An important property of the data set is its repeatability. A given 
system must be able to respond to a repeated application of a data set 
or a combination of data sets. Additionally, a worst case data set may 
be considered as a benchmark for system performance. The ability of the 
system to meet the worst case data set defines the feasibility of the 
proposed system design. 
Example I - Structural Identification of Macro-parallelism 
As mentioned in the Chapter 1, a primary motivating force behind this 
investigation is the exposure of possible concurrency among functions 
(macro-parallelism). Such parallel activity can be seen by an examina­
tion of the structure of Timed Petri nets. Specifically, three forms of 
parallelism of Interest will be identified in this example. It will be 
assumed that a predetermined set of primitive modules is to be applied to 
given Petri net structures. The Petri nets considered are assumed to 
represent the functional activity necessary to satisfy a given problem 
statement. 
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The three forms of parallelism to be investigated are 
1. sequential concurrency (pipelining), 
2. disjoint concurrency (process overlap), and 
3. n*"^ order parallelism (multi-processing). 
Sequential concurrency 
Consider the Timed Petri net X =<B, W> (B =<P,T,A>) of Figure 5.5a. 
There is one active resource (single token) defining the operation of the 
net. The computation rate for X is given by 
1 5 
Suppose that the processing time of the concatenated Sequence of 
operations is uniformly distributed across the transitions, i.e.. t,= 
constant for all i. An improvement in the maximum computation rate for 
11 1 
B can be realized by the net X =<B ,Vf>of Figure 5.5b. X includes two 
active resources with half the net apportioned to each resource. X^ is 
SMD and can be decomposed into the two state machines S^ and S^. 
m rate for can n 
"2 = §S1' 
The maximum computation X^ ow be seen to be 
where 
"si = 3 "32 = 5-^ • 
Since the transition cimes were assumed to be approximately equal, we have 
& Rg2 » Rg = 2R^ . The concurrency so derived is referred to 
as sequential concurrency or pipelining. 
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a. Sequential execution 
b. Pipelined execution 
t 
c. SMD equivalent subnets 
Figure 5.5. Example of strict concurrency. 
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An important concept in pipelining is system balance. Basically, the 
set of pipelined sections can operate no faster than the slowest pipelined 
section. Therefore, it is desirable if all sections of a pipeline are 
designed to operate at nearly the same computation rate. 
Disjoint concurrency 
Consider next the Timed Petri net X=<B, W> (B =<P, T, A>) given 
in Figure 5.6. Assume that X is part of a larger net which has been 
isolated for the purpose of this example^. Further assume that the four 
Petri net sections represent four processes which operate on disjoint sets 
of variables V^, and as follows: 
1. process 1 operates on a variable set V^, 
2. process 2 operates on a variable set Vg, and 
3. process 3 and 4 operate on a variable set V^. 
Such processes are termed disjoint or noninteracting processes (4,5). 
If the box labelled active resource contains a singular processing 
element (one token) that is to be shared among the four processes, then 
the maximum computation rate is given by 
Fundamentally, the structure embodies the concept of a multiprogrammed 
uniprocessor system. That is, the activity of the various system processes 
are interleaved in time. 
It is assumed that the processes communicate with the remainder 
of the net by means of data structures such as FIFO queues. 
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Alternatively, the four processes of Figure 5.6 could be assigned 
active resources as in Figure 5.7. The parallelism achieved by such a 
structure is termed disjoint concurrency. The maximum computation rate 
for the net of Figure 5,7 is 
Rz = min[Rg^, Rgg, Rgg] 
where 
'si- 3-^ 
I=lT, 
R ^ 
S 2 6 
Zc.T. 
4 ^ ^ 
R^n =  
clearly R^ > R^ since 
S3 12 
Rgi, Rg2, Rg3 > &1' 
Note that if one of the four processes has a large current-time ratio 
(Zc^Tl) as compared to the other processes, the application of additional 
resources shows only a slight improvement in the maximum computation rate. 
Thus, the concept of system balance also applies to disjoint concurrency. 
th 
n order parallelism 
Finally, consider the Timed Petri net X =< B, W> (B = <P, T, A>) of 
Figure 5.8. The net consists of a number of processes represented by 
sections of the net B. The portion of the net contained inside the box, 
the Task Controller, is that part of the system responsible for assigning 
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Figure 5.6. Disjoint processes-general model. 
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Figure 5.7. Disjoint processes - disjoint concurrency. 
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Figure 5.8. order parallelism. 
147 
the available resources to the requesting processes. 
If the initial marking has only a single token, X trivially corresponds 
st 
to a 1 order parallel net (the multiprogrammed uniprocessor system 
referred to earlier). However, if n tokens are included in the initial 
marking of the Task Controller, the net is said to have n^^ order paral­
lelism (or equivalently, parallelism of degree n). A comparison of the 
maximum computation rates gives 
R^st order = 
R th order = S_ 
I Ci li . 
It is extremely important to realize that the assignment of n tokens 
(n > 2) to X has a far reaching impact. First, the Task Controller 
function is now complicated by the requirement of assigning a multiplicity 
of resources to ready-to-run processes. Secondly, the transitions in the 
net need to change as the processes must now be concerned with resource 
sharing and synchronization problems which did not exist in the first 
order parallel net. 
The result of the additional processing requirements manifests itself 
in the form of longer firing times in the net and/or additional transitions. 
Thus, it can be seen that 
^c/T^ > and, therefore, 
n^^ order 1®*" order 
net net 
R^th order < n(R^sC order). 
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That is, the maximum fundamental computation rate for n^^ order parallel 
system is a nonlinear function of the number of active resources. This 
concept is found to be true in practice. Enslow (19) supports the 
nonlinear nature of processing power vs. processors in his treatment of 
multiprocessor systems. 
Example II - Bussing Networks 
The functional decomposition of a problem statement into a multiplicity 
of centers of an MCS requires an interconnecting network of busses. Bus 
structures have a variety of characteristics. Thurber et al. (60) has 
categorized busses by the following general properties; 
1. generic type dedicated 
nondedicated 
2. control type centralized 
decentralized 
3. transfer philosophy single word 
block (fixed or variable length) 
combination of single word and block. 
Regardless of the combination of characteristics chosen for a given 
interconnection of system components, the resulting bus structure can 
be described as a finite state machine with an appropriate Timed Petri 
net representation. An example of a typical interconnection is shown in 
Figure 5.9. For the configuration given, the bus structure services one­
way communication from two sources to one destination. Because of the 
sharing of the bus structure on the input side, it is clearly nondedicated. 
However, the method of operation for the bus (control type and transfer 
philosophy) may vary. 
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Structure 
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Figure 5.9. One-way nondedicated bus structure. 
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As a specific implementation, consider the Petri net B =<P, T, A> 
which represents a bus structure that transmits complete data packets 
(fixed length block transfer) using a centralized control technique 
(refer to Figure 5.10). The associated functional definition of the 
transition is given in Table 5.1. 
Basically, transitions t^^ and t^^ assign the bus resource to a 
requesting bus interface module. Once the bus is assigned, the self-
loops in the bus interface modules transfer a block of information across 
the bus one value at a time. At the completion of the transfer, the bus 
interface module executes a bus release and the interface module and bus 
structure return to their idle states pending the next bus activity. 
In a decentralized control version of this example, the general 
structure is the same as that shown for the centralized control. However, 
in this case there is more logic involved in each bus interface module. 
The additional logic allows each interface module to determine the 
availability of the bus. This is in contrast to the logic in the bus 
proper making the same decisions for the centralized version of Figure 
5.10. 
The salient property of the bus structure is the decomposability of 
its Petri net representation into state machine components. The three 
state machine subnets, S^, S2 and S^. of B (Figure 5.10) are illustrated 
in Figure 5.11. For S^, and the maximum natural computation rates 
are 
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Figure 5.10. Petri net representation of centralized nondedicated bus 
structure. 
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Table 5.1. Bus structure functional definition. 
Transition Function Comment 
^2' *^5 
y 
source_transfer_request(Data) 
Data —> 1 1 ... 1 
source_transfer_complete 
block_data_transfer loop 
while—1 empty (Data) do 
va lue < *Data * ^ 
delete (Data, i) 
i < i + 1 
od 
^9' ^ 14 
in_bus_xfer(value) $data value onto bus 
*^15 
out_bus_xfer(value) $data value received 
^10' *^13 bus_release 
^11' *^12 
bus request 
h6' ^17 bus_transfer_continue $continue transfer 
On selected source 
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Figure 5.11. State machine decomposition of bus structure. 
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Intuitively, defines the bus î'barldwidth" while J(t) reflects 
the "loading" on the bus. In general, the firing times defined by W are 
small (large bandwidth). However, the currents defined by a particular 
feasibility of an MCS, the maximum computation rates of the proposed bus 
structure components must be taken into account. It may turn out that 
the "weakest link" or critical element in the system is an overloaded 
bus that is unable to handle the load imposed on it. 
For the remainder of the chapter, it will be assumed that the 
computation rates of the bus components of a network are much larger 
than those associated with the functional system modules. That is, 
This restriction simplifies the analysis process. In particular, 
it allows for a concentration on the strictly functional aspects of 
the problem being considered. 
However, it is important to realize that in a practical design 
such an assumption can not be usually made. Specifically, a good deal 
of effort should be invested in the design of the interconnecting net­
work (60) . 
^ may be large (heavy loading factor). In the examination of the 
max R 
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Example III - Condensed RTDAD System 
A unification of the material introduced in the preceding chapter 
is in order. Let us consider a condensed RTDAD specification typifying 
the general nature of the RTDAD problem. The restricted version which has 
been taken from an existing system will be referred to as the condensed 
RTDAD system or CRS. 
Specifically, the restricted problem statement has been chosen in 
such a manner as to highlight the general techniques involved while 
attempting to suppress Irrelevant and time consuming details. A number 
of assumptions have been made which are explicitly stated as part of the 
CRS problem statement. 
Generally, the algorithms given here depend upon high level functional 
definitions. These procedural definitions would normally be expanded in 
an actual design to a level of detail defining explicitly the semantics 
of the operations involved^ However, for our purposes; it i? sufficient 
to confine our attention to specifications at a more intuitively appeal­
ing level of presentation. 
The purpose of the analysis of the CRS is fourfold: 
1. demonstrate the structural and functional representation of the 
CRS using the System State Model and Timed Petri nets, 
2. examine the feasibility of the models in the light of the 
results derived from Timed Petri nets, 
3. show the existence of one possible MCS decomposition of the CRS, 
and 
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4. summarize the advantages inherent in the MCS decomposition. 
CRS problem statement 
A pictorial overview of the input and output environment is given in 
Figure 5.12a. Input packets originating at the input transducer are 
processed by the CRS and the resultant output is displayed on one of two 
identical display devices. 
Input packets Data packets are input to the CRS at a constant rate 
of one frame per 50 msec^. The general packet format is given in Figure 
5.12b. The elementary values associated with the selectors shown are: 
1. OT (data type) - identification of the type of data contained 
in the packet, 
2. Time (GMT) - origination time of the data packet, 
3. ^ (sequence number) - integer count denoting the sequencing 
of consecutive frames, and 
4. Data (data content) - actual information content as sampled by 
the input transducer. 
The input transducer produces three categories of data: 
1. multiframe event data (MF), 
2. analog data (ANLG), and 
3. configuration data (CONFG). 
Input is via synchronous devices which are continually clocked 
regardless of the presence or absence of bona fide data. Empty packets 
contain a null data identifier. 
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The exact frame formats and repetition rates for these data types is shown 
in Table 5.2. Each MF event requires the transmission of five unique 
frames. 
The frames are assumed to be received in order with sequence numbers 
one to five (SN = 1, 2, 3, 4, 5). An additional piece of information, 
the integer event number (EN), distinguishes unique events for each 
data type. That is, there is a distinct counter for each MF data type 
that is incremented by one for each successive event transmission. 
Analog frames contain data points that are digitized analog monitors 
representing values such as voltages, temperatures, pressures, etc. 
Every analog input frame contains a complete collection of forty monitor 
values as sampled by the input transducer. The sequence number, SN, 
is an integer counter that distinguishes consecutive frames in the range 
1 < SN < 3600. 
Configuration frames carry strictly digital data. The data points 
represent discrete systeni conditions such «s power on/off. equipment 
redundancy configurations, switch closures, etc. Each configuration 
frame contains thirty sample values. The sequence number, SN, is an 
interger counter that distinguishes consecutive frames in the range 
1< SN < 3600. 
Processing/display requirements - The processing requirements are 
different for each type of data. One similarity, however, among all 
three types is the temporary storage of data in a common data base. 
It is assumed that the MF, CONFG, and ANLG data to be displayed are first 
appended to the appropriate file structure component. Although it does 
158 
Display 
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Figure 5.12. CRS overview. 
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Table 5.2. CRS data frames. 
DfltalypejRepitign rate^Fr^^^^ 
1. MF I Random ' 5 
|DTI,DT2,| 
! i 
: DT„ i 
2. ANLG 1 frame/250 1 
DT^ 
ms. . 
! 
i 
3. 1 frame/250 1 
CONFG ms. i 
DT^ 1 
5 
i 
1 
Format 
1 1 T" 
DT Time SN 1 T 1 
1/2/3 1-5 
Data 
& , 2 .  , 5 p  
T 
I —r—r— 1 
D|T Tijne SN Data 
^ 1-3600 I ^ 
I f * • ' f 
1 T 
3T Time S' 
1 
N Data 
'  .  ,  t  . 
1-3600 ri ^0 
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not appear explicitly in the CRS, the motivation for storing the data 
is for the purpose of data continuity. If the system fails, the operat­
ing state prior to the failure can be partially recreated (assuming that 
the file structure remains intact). Additionally, there is a requirement 
that any data which is displayed automatically (the only mode available 
in the CRS) can also be redisplayed on request from a system keyboard 
(available in the original system). 
The file structure is shown in Figure 5.13. There are four main 
components to the file system; three components correspond to data taken 
from the three data types in the input stream. The fourth component 
contains static display information. Each of the five unique displays 
(3MF, 1 CONFG, 1 ANLG) require a moderate amount of annotation that does 
not change from one display to the next. This static information is 
called the grid data. There are grid data objects for each of the three 
major data types. 
The requirement for the processing of the dynamic file informatiou 
is as follows. All MF data packets are retained according to their 
associated event numbers. Each MF event has five input packets which 
are collected in a common area on the file component. Once all five 
packets have been received, a display of the composite event is generated. 
MF events occur randomly, i.e., there is no a priori knowledge as to the 
time of occurrence of MF events. However, a maximum number of MF events 
per time period can be specified. 
Analog data is received every 250 msec. Each monitor point in every 
frame is compared with a predefined upper and lower critical limit (see 
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Figure 5.13. File structure. 
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Figure 5.14a). If the monitor value lies outside the range bounded by 
these limits an out-of-limits analog display is generated. 
Additionally, one entire set of forty monitor values (one input packet) 
is retained from each set of thirty consecutive packets. In particular, 
the packets whose sequence numbers are integral multiples of thirty are 
saved. Every fifteen minutes (SN = 3600) a display of all forty monitors 
is output. It is assumed that the file component for analog time history 
data (file.'ANLG'•'time-hist')is capable of holding only 120 unique 
frames^. The problem of new frames overwriting old frames prior to a 
2 
display being output is ignored . 
Finally, configuration data is handled in a manner somewhat similar 
to analog limit checks. The thirty digital sample points are compared 
bit by bit against the most recently received 30 samples (see Figure 
5.14b). Whenever a change occurs, the digital sample identifier (id), 
the old value, and the new value are to be displayed. 
It is assumed for both analog limit checks and configuration compari­
sons that a maximum of eight samples can change in any one frame. If more 
than eight changes are found, the comparison algorithms assumes a fault 
in the input data and disregard the entire frame. 
H2O samples = (15 min'60,000 msec/min)/(250 msec/frame«30 frames/ 
. samples)= 
This problem can be solved in a number of ways. For example, two 
identical tim-hist objects can be incorporated into the file; one may 
be used for display while the second is recording new data. 
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Figure 5.14. Comparison base for analog and configuration frames. 
Table 5.3. CRS data set. 
Data 
Type 
Number of 
Frames in Tpg 
Processing 
Required 
Number of disp 
in ^ DS 
MF 50 10 events 10 
ANLG 3600 
5 out-of-limit 
1 time history 
5 
1 
CONFG 3600 10 bit changes 10 
Totals 7250 input frames 26 displaysj 
Tpg = 15 minutes 
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The display devices have a special hard copy feature. If enabled, 
every completed display is automatically printed on the hard copy device. 
The copying device requires ten seconds for one cycle of operation. 
Therefore, at the completion of each display (one grid plus one set of 
data values) a ten second delay/copy command is issued to the display 
device. 
Data set The data set has been defined earlier as a benchmark 
for measuring system performance. For the CRS example, only one data set 
is considered. That data set, shown in Table 5.3, precisely defines the 
current function J for the associated system Timed Petri net. The 
boundary value constraints stipulate that the processing rates of the 
system components must allow all 7250 input packets and 26 displays to 
be handled in any given 15 minute period (T^g = 15 minutes). Furthermore, 
if an arbitrary number of such periods should occur consecutively, the 
system must perform identically^ within each such period. 
Additional data sets are definable for the CRS example. Each such 
data set produces a different current assignment J and, therefore, 
different sets of natural computation rates for the state machine compo­
nents of the CRS Petri net. In all cases, the boundary value constraint 
equation discussed previously must be satisfied. For our purposes only 
one data set is treated. The singular data set chosen is sufficient 
for the demonstration of the basic concepts that need to be explored. 
^The performance is identical except for the randomness inherent in 
the input data set. 
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CRS structure 
Figure 5.15 and Table 5.4 present a complete description of the Timed 
Petri net representation of the CRS. Based on the data set of Table 5.3, 
a current assignment J is included in Table 5.4. The following list of 
comments should sufficiently clarify the Timed Petri net structure so 
that a general understanding can be gleaned from this material. 
1. Data connectivity between processes does not appear explicitly 
in the Petri net representation. For completeness, special 
graphical devices are included to indicate the presence of 
queues and to mark the functions which insert entries into these 
queues. The notation is as follows: 
a. queue i [• p. (i^^ queue) 
b. queue insertion (insert entry into the i*-^ queue) 
These symbols convey no importance in the structure of the Timed 
Petri net. They are used only as an aid in the clarification of 
the overall operation of the net. 
2. The input and output currents at the wait operations on input 
queues (t^, t^^, t^^) have not been assigned numerical values. 
These currents depend upon the probability that the queue is 
found not empty at the time the present operation on an entry 
from the queue is completed. In general, the analysis necessary 
to determine the queue lengths depends upon the timing of the 
remainder of the net = A worst case assumption for the assignment 
of these currents is that the queues are empty at the time of 
the check. As a result the currents are identical for all four 
12 MF 
11 13 
! Active 
' Resource i 
î 
I i 
— 
CONFG 
30 
ANLG ^ 
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a. primary data handling 
Figure 5.15. Timed Petri net for CRS 
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Figure 5.15. Continued. 
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Figure 5.15. Continued. 
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Table 5.4. CRS functional description. 
Transition Current Function Comment 
10 
'11 
12 
13 
14 
18000 
18000 
X3 
18000 
10750 
7250 
50 
3600 
3600 
10 
40 
10 
3600 
mm. 
wait (IT_input) 
inputqueue(IT) = emp ty 
remove_queue (P) See Table 5.2 
input_queue(IT) = empty 
datatype 4 *P.'DT' 
datatype = null 
data_type = 
MF I ANLG I CONFG 
datatype = MF 
data_type = ANLG 
datatype = CONFG 
MF 
sec no =a- *P;SN 
write_file(Fl) 
event_num-^—*P.'Data' 
'EN' ~ 
SN = 5 
SN —' =5 
display (Dl) 
ANLG 
•  CM •  
See Figure 5.16a 
15 
3595 
sn ^  P. 'SN 
compare(P.'data', 
cric llm, out_^of^l 
lim_chng) 
out_of_limit = false 
See Figure 5.16b 
See Figure 5.14a 
and Figure 5.16c 
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Table 5. 4. Continued. 
Transition Current Function Comment 
16 
17 
18 
19 
'20 
•21 
22 
•23 
'24 
•25 
'26 
27 
(=28 
^29 
^30 
-31 
•32 
•33 
5 out_of_limit = true 
5 write file(F^) L 
5 display (D2) 
3600 num 4 sn mod 30 
3580 num-i = 0 
120 num = 0 
120 writefile (F3) 
119 sn -1 = 3600 
1 sn = 3600 
1 display (D3) 
CONFG 
3600 sn ^  P.'SN' 
compare(P.'data', 
state_vect:or. change, 
config_chng) 
change = false 
change = true 
writefile (F4) 
display (D4) 
File system component 
wait(file__reque3t) 
input^queue(filc)^ = 
empty 
input_queue(file)= empty 
3590 
10 
10 
10 
237 
237 
X33 
See Figure 5.16d 
See Figure 5.16e 
See Figure 5.16f 
See Figure 5.16g 
See Figure 5.14b 
See Figure 5.16h 
See Figure 5.16i 
See Figure 5.16j 
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Table 5.4. Continued. 
Transition Current Function Comment 
t^^ 237 remove_queue(F) 
op_code = *F.'op' 
t 52 op code = read 
35 
tgg 185 op_code = write 
t__ 52 pointer ^  * F. 
'file_loc" 
cmnd ^  build_command 
(read, pointer) 
too 185 pointer-* *F. 
•file_loc' 
cmnd ^  build_command 
(write, pointer) 
t^g 237 command_file_device(cmnd) 
t^Q 237 wait (device_compl6te) 
t^^ 5 op_code = read 
retum_data (F. ' source ', 
Rtn) See Figure 5.16k 
t^2 185 op_code = write 
Display handler 
t^2 26 wait (avail_display_ 
device) 
t X display_device_queue 
(availdevice) = empty 
t 26 di3play_device_queue 
(availdevice) —> = 
empty 
device_nuro avail_device 
t^g 26 wait (input_request) 
t^y X^y input_queue(display_ 
request) = empty 
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Table 5.4. Continued. 
Transition Current Function Comment 
00 26 inputqueue(di sp1ay_ 
request) = empty 
\9 
26 remove_queue(D) 
sel ^  grid selector 
(D.'file_loc') 
read_file(F5.) See Figure 5.161 
^50 
26 wait (input_file_data) 
^51 
26 writedisplay (Grid) See Figure 5.16m 
"52 
26 sel D.'file loc' 
read_file (F6) See Figure 5.16n 
"^53 
26 wait(input_file_data) 
type ^  *D.'source' 
"^54 
10 type = MF 
conver L_tlF_to_di sp lay_ 
format(Dsp) 
^55 
5 type = ANLG.'crit_lim' 
convertcrit_lim_tq_ 
ui5play_f oriûat (Dsp) 
*^56 
1 type = ANLG.'time__hist' 
convert_time_hist_to_ 
display_format(Dsp) 
^57 
10 type = CONFG 
convert_config_to_ 
display_format(Dsp) 
^^58 
26 write_display (Dsp) See Figure 5.160 
*^59 26 write_display (Delay) 
Display 
See Figure 5.16p 
^60 78 wait (display_cmnd) 
*^61 
60 inputqueue(display_ 
driver) = empty 
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Table 5.4. Continued 
Transition Current Function Comment 
tg 78 input_queue(display_ 
driver) ' = empty 
remove_queue(Display 
tgg 78 cmnd 4 generate_ 
display_command(display) 
tg^ 78 command_display_ See Figure 5.16q 
device(cmnd) 
tgj 78 wait(display_complete) 
op_code ^  *Display. 
'op' 
tgg 26 op_code = delay 
t, 26 insert(display_device_ 
queue,*Display.'dev_ 
num' ) 
signal (avaii_display__ 
device) 
tgo 52 op_code = write 
68 
t^g 78 lnput_data 
t^Q 52 writejdata 
26 delay 
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Figure 5.16. Argument data objects. 
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arcs about the wait instances p , p , p and p.. (two arcs in 
1 J 44 uv 
and î:wo arcs out). 
3. At this point in the example, the nature of the active resource(s) 
is not specified. If the active resource is a singular processing 
element for all the net parts, then the system would be an SCS. 
In that case, the CRS would be of the form of a typical real­
time system like the one used to solve the original expanded 
problem statement. The application of a multiplicity of resources 
will be treated shortly. 
4. The precise implementation of the file system has not been spec­
ified. This choice depends upon a number of parameters, namely: 
a. storage space requirements, 
b. access/latency time bounds, and 
c. device cost ceilings. 
It is assumed, however, that there is sufficient random access 
memory space available to retain the directory information 
portrayed by the selector structure of Figure 5.13. This allows 
for the resolution of file storage addresses without recourse 
to the file storage device. 
CRS analysis 
From an inspection of the Petri net of Figure 5»15, we can see that 
the CRS and the I/O devices can be conceptualized as a number of state 
machine components. There are state machines representing the input 
transducer, the output display devices, the file storage device, and one 
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or more state machines for the decomposition of the CRS. The number of 
components in the state machine decomposition of the CRS is a function 
of the assignment of the active resources depicted by the resource boxes 
in Figure 5.15. The following material examines a numerical treatment of 
the decomposition of the CRS into state machine components. 
From the input specification and current assignments the following 
information can be derived directly: 
1. R-rni =7=—^ = 1 = 1/(900 sec) 
^ ;> Ci^i (18000) (30msec) 
IT 
display 
One part of the boundary constraint equation is, therefore, satisfied, 
i.e., 
^IT - ^display' 
For notational convenience, let (1 < i < 7) be the sets of 
iutegers given by 
= (i I 1< i< 9) = (i I 31< i< 42) 
1% = (i I 10< i< 13) Ig = (i 1 43< i< 54) 
I3 = (i I 14< i< 25) = (i I 60< i< 66) 
= (i I 26< i< 30) 
Additionally, let S^ be the current-time product for integer set I^. 
That is, 
S, 
- 1/ 
where c^ = î(t^), and ^ = W(t^). 
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Next, let PM be a complete set of primitive modules including processing 
elements, memory elements, and bus and bus interface modules^. Let us 
assume that the values of the current-time products based on the given PM 
can be computed to be 
= 25 sec = 100 sec 
S2 = 50 sec Sg = 200 sec 
= 100 sec Sy = 50 sec 
S, = 75 sec 
4 
7 
^ S. = 600 sec 
i=l ^ 
If the CRS is to be used as an SCS system with a multiprogrammed 
uniprocessor, the active resource boxes of Figure 5.15 are coalesced 
into one resource as shown in Figure 5.17. In Figure 5.17, the current-
time product Sg depicts a Job Controller (JC) which is responsible for 
o 
allocating the single processor resource to the various requesting proc­
esses. If tjg is assumed to have a firing time given by 
= W(tjg) = 2 msec (based on PM) 
then 
% ' =jc'^ c ° 
PM is complete in the sense that all functions of the Timed Petri 
net can be implemented in that set of primitive modules. For example, 
one possible set of primitive modules might be a minicomputer central 
processing unit, main core memory, data channels, and a rotating memory 
device. An alternate set might include microprocessors, an assortment 
of LSI RAMs, ROMs, and CAMs, etc. 
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Therefore, the maximum fundamental computation rate for the CRS can 
be found to be 
R = —— = —1 = 1/637 sec. 
CRS 8 60(M-37 
The second part of the constraint equation is now satisfied, i.e., 
^IT - *CRS' 
However, consider the results of a change in the problem statement. 
Specifically, let us examine the impact on the multiprogrammed uniprocessor 
if a second identical input transducer is added to the system. The Petri 
net representation of the change in the input environment is shown in 
Figure 5.18. 
The computation rate of the input is the same as before. However, 
the effect on the CRS has a threefold impact: 
1. the current assignment for all the transitions essentially 
doubles, 
2. a number of data objects (e.g., file system components) must be 
expanded to include the additional data base, and 
3. additional transitions are required for functions that provide 
synchronization and distinguish between the data objects for 
the two unique sources. 
Thus, an optimistic measure of performance is obtained if we assume only 
a doubling of the value in the current assignment. For such an assumption 
the new maximum computation rate for the CRS is given by 
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Figure 5.17. Multiprogranimed uniprocessing CRS. 
CRS 
bus interface 
"iTi ' = f/ClTi = f/ClI; 
Figure 5.18. Updated CRS input environment. 
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Now the constraint equation is not satisfied, i.e., 
> —— = R 
IT 900 — 1274 CRS 
One possible solution to this problem, is to decompose the CRS into 
component state machines by exploiting the macroparallelism available 
in the system definition. In order not to belabor the example, consider 
one possible MCS derived as shown in the block level diagram of Figure 5.19. 
The maximum natural computation rates for the components are given by 
Rgi = 1/(50 sec) Rg5 = 1/(200 sec) 
R„- = 1/(100 sec) R_, = 1/(400 sec) 
oz So 
Rgg = 1/(200 sec) Rgy = 1/(100 sec) 
Rs4 = 1/(150 sec) 
Note that these computation rates are optimistic in that each requires 
additional time for the allocation of active resources and the provision 
of the appropriate interfaces between modules. However, the point being 
made is still basically intact. That is, the constraint equation 
®IT = 950 - 4Î5 " hi] i 
is now satisfied for the altered system specification. One possible 
hardware block diagram for the implementation of the multicenter CRS 
of Figure 5.19 is portrayed in Figure 5.20. 
Multicentered CRS evaluation 
The CRS example considered here is a restricted form of a larger 
and more complex problem. However, it does contain the essential 
characteristics a typical RTDAD problem. Furthermore, the foregoing 
analysis has resulted in an MCS architecture that is typical of the larger 
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Figure 5.19. Composite BLD/contour diagram for multicentered CRS. 
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Figure 5.20, CRS hardware block diagram. 
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problem taken as a whole. A number of salient characteristics of the 
MCS architectural approach can be exposed by an examination of the CRS 
example. In particular, the following list summarizes these features 
which we feel make the multicentered structure and the attendent graph-
theoretic design tools a viable approach to RTDAD system design. 
1. Feasibility - The motivation behind the MCS architecture is the 
application of all available technologies to the functional design 
of a processing system. The Timed Petri nets provide a graphical 
tool for the portrayal of the overall structure of such a system. 
An application of available primitive modules (resources) results 
in a decomposition of the structure into a multiplicity of centers. 
The computation rate analysis provides a quantitative means 
by which the designer can ascertain if his decomposition will 
support a viable system. Specifically, he is searching for system 
components whose computation rates satisfy the boundary condition 
imposed by the input environment^ Additionally; the determination 
of computation rates for the system components identifies the 
critical components or the "weakest links" in the system structure. 
As the system development progresses, the designer can 
verify the performance of the resulting system against the Timed 
Petri net model. The Petri net model supplies the basis for 
taking performance measurements. The model should, therefore, 
be verified or the reason for deviation (model error or imple-
memtation error) should be determined. 
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Quantification of system parameters - It is our contention that 
one of the major problems in current RTDAD design approaches is 
the absence of quantitative assessment of system performance 
during the design stages. Many of the early (and very important) 
design decisions are based on intuitive or "seat-of-the-pants" 
judgments. The design tools presented herein equips the designer 
with a quantitative measure of system performance. 
Arguments for or against the use of specific resources, data 
structures, or operations on data structures can now be based on 
a quantitative assessment of the impact of the decision upon 
system performance. Hopefully, such quantification will remove 
much of the emotion of the design process with decisions sub­
stantiated by numerically determined design parameters. 
Extendability - It is a generally accepted fact that system 
specifications are not a static entity. When RTDAD designs are 
initiated J it is appropriate that a reasonable growth potential 
be designed into the facility. The foregoing analysis provides 
a measure of the amount of excess capability that can be observed 
by additional processing requirements. 
Let FM be defined by 
pjl _ maximum computation rate of component Sj_ 
input computation boundary value 
FM^ defines a figure of merit of the unused computation capacity 
of component s^. InanMCS system, the designer is looking for 
both a computation rate balance among the components and favorable 
figures of merit. 
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The FM^ for the CRS system are given in Table 5.5. 
An FM of, or near unity, indicates that a component can no 
longer absorb additional processing without seriously degrading 
system performance. A larger figure of merit indicates an 
increased capacity for extending the capabilities of the associ­
ated portion of the system. 
Parallelism - The MCS approach exploits the inherent parallelism 
of the functional definition of the RTDAD processing requirements. 
The parallelism achieved is real and not apparent, and is not 
limited to the overlap of I/O processes and computation. Add­
itionally, the parallelism is not achieved at the expense of 
complex and voluminous amounts of hardware and software. In­
dividual components can actually be more simply designed by the 
isolation of functions to distinct components. This is in 
contrast to more conventional SCS systems employing complex 
marViirio-1 V»-i orarch-i -roniii roA fn niinnnrf" f-tiA mvrl ad 
of necessary functions. 
Scarce resourses - The design tools and concepts introduced here 
support the contention that the expensive ingredient in RTDAD 
systems is manpower costs. These costs are incurred for software 
design, hardware design, system development (integration and 
testing) and particularly in systems maintenance. Furthermore, 
it is our contention that an emphasis be placed on finding the 
simp last, most reliable solution that provtifes a feasible answer 
to the problem statement. 
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Table 5.5. Figures of merit for CRS system. 
a. Uniprocessor (SCS) FMj^ = = 1.41 
b. MCS FMj^ = -^ = 36 FM^ = = 12 
FM, = — = 18 FM = — = 9 
2 50 5 100 
FM, = iSQ = 9 FM. = = 3.6 
3 100 5 250 
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With plummenting hardware costs, there is no longer a need 
to extract the last measure of system performance from each 
primitive module. Rather, there must be an impetus to designing 
systems that are cost-effective over the long-term. The concepts 
used in the design of the CRS are particularly well-suited for 
such goals. They provide an emphasis on the overall functional 
system design with all available technologies applied where they 
best fit. 
6. Protection - The nature of the inherent protection embodied by MCS 
systems appears to be extremely attractive. The interface between 
components is enforced by the hardware connecting network. Only 
those language elements explicitly provided by a system module 
are available to external modules. The impact of this structure 
is twofold: 
a. If corruption of a system component occurs, the possible set 
or tasks which mSy have caused the failure is isolated to 
those constituent processes of that module. Therefore, the 
amount of time necessary to determine the cause of the 
corruption can generally be significantly reduced. 
b. Tasks or processes requesting operations of a given module 
can be easily identified. First of all, because of the re­
stricted nature of the interconnect network, only a limited 
set of tasks physically have access to a given module. 
Secondly, the structure of the system can be defined so that 
each system component that wishes to use another component 
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can be uniquely identified by physical mechanisms in the 
network. 
The latter property of unique process identification is a 
fundamental prerequisite for an adequate protection model (22). 
Furthermore, system protection can be generated at a functional 
level. In particular, protection constraints can be made a 
basic requirement in the problem statement as opposed to being 
an after-the-fact design consideration. 
7. Concealment - The interconnection of modules physically defines 
the communication capability among the components for MCS systems. 
The operational requirements for any system component are twofold: 
a. The component must meet the language interface specified by 
the system design. 
b. The computation rate of the component must meet the desired 
system specifications. 
Otherwise, the freedom of choice in terms of implementation 
is unbounded. As long as the above two conditions are met, the 
external environment is unaware of the composition of a module. 
The immediate advantages of the concealment property is that 
components can be extended to increase efficiency, increase 
computation rates, improve maintenance, or increase cost-
effectiveness without effecting components external to itself. 
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CHAPTER 6 
SUMMARY 
The material in this dissertation has presented an alternate approach 
to the design of computer-based RTDAD facilities. This approach resulted 
in the introduction of the concept of multicentered structures (MCS). MCS 
systems were shown to be based on an integrated technological design 
philosophy in which the designer employs hardware, firmware, and software 
technologies throughout the design process. 
MCS system design was supported by the introduction of two graph-
theoretic tools for the representation of system behavior. The System 
State Model depicted the functional characteristics of the problem state­
ment; the Timed Petri nets allowed for the application of resources to 
the implementation of the functions defined by the System State Model. 
The advantages of an MCS system architecture were discussed in 
Chapter 5 by srsans of a sisrplified RTDAD example; However} the full 
impact of the MCS approach is not yet completely known. The real test of 
the validity of the technique is to apply it to a real-life situation. 
Our next step is to do just that. Hopefully, we can refine and improve 
the notions presented herein based on the experience gained from such a 
project. 
We do feel strongly that the ideas and concepts presented in this 
dissertation provide a solid basis for the development of such an RTDAD 
system. It is our hope that we can show that MCS structures will provide 
both short-term and long-term cost-effective RTDAD facilities. 
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